# GETTING THE FULL POTENTIAL FROM YOUR ADC 

By John Austin

Many of today's high-resolution ADCs (Analog-to-Digital Converters) are operating from a single supply and utilize fully differential inputs. This can be a problem for singleended signals that are bipolar relative to common. This article will illustrate circuit configurations that will preserve the full-scale input range by utilizing modern features, such as Programmable Gain Amplifiers (PGAs) and internal voltage reference. It will also discuss issues that the designer must consider when selecting components utilizing these signal-conditioning circuits.
The differential inputs provide common-mode rejection eliminating much of the system noise imposed on the input signal. In most converters, the reference inputs determine the fullscale analog input range as well as the position of bipolar zero of the analog input signal.
For truly differential input ADCs without a built-in PGA, Figure 1 is a proposed solution.

The transfer equations are derived using basic circuit analysis and general op amp theory. See Appendix A for the detailed derivation.

$$
\begin{gather*}
\frac{R_{2}}{R_{1}}=G_{(U 1)} \\
\frac{R_{6}}{R_{5}}=G_{(U 2)}  \tag{1}\\
\frac{R_{3}}{R_{3}+R_{4}}=\frac{V_{\text {BAA }}}{V_{\text {REF }}\left(G_{(U 1)}+1\right)}=\frac{1}{\left(G_{(U 1)}+1\right)}
\end{gather*}
$$

For example, assuming a converter requires a full-scale differential input of $2.5 \mathrm{Vp}-\mathrm{p}$ referenced at 2.5 V DC operating from a single 5 V supply. Knowing the DC bias value, the gain/attenuation, and the power supply, the resistor values are calculated using the equations provided. The input signal $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{Vp}-\mathrm{p}$ (bipolar).


FIGURE 1. Circuit Schematic to Convert a Single-Ended Bipolar Input to a Unipolar Differential Output.

The required resistor ratios, corresponding to Figure 1, are calculated as follows:

$$
\begin{gather*}
\frac{R_{2}}{R_{1}}=G_{(U 1)}=1 / 2 \\
\frac{R_{6}}{R_{5}}=G_{(U 2)}=1  \tag{2}\\
\frac{R_{3}}{R_{3}+R_{4}}=\frac{V_{B I A S}(U 1)}{V_{S}\left(G_{(U 1)}+1\right)}=(2.5) /[5(1 / 2+1)]=1 / 3
\end{gather*}
$$

From these ratios we can determine resistor values. The resistor values used for this example were $R_{1}=R_{4}=R_{5}=R_{6}$ $=300 \mathrm{k} \Omega$ and $R_{2}=R_{3}=150 \mathrm{k} \Omega$. Figure 2 displays the input signal $\left(\mathrm{V}_{\mathrm{IN}}=5 \mathrm{Vp}-\mathrm{p}\right.$ bipolar) and the differential output ( $\mathrm{V}_{\text {OUT+ }}$ and $\mathrm{V}_{\text {OUT- }}$ ). The output corresponds to a $2.5 \mathrm{Vp}-\mathrm{p}$ differential signal DC biased at 2.5 V .


FIGURE 2. Scope Trace (circuit of Figure 1), $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{Vp}-\mathrm{p}$ (bipolar), with a Corresponding Differential Output, ( $\mathrm{V}_{\text {OUT+ }}, \mathrm{V}_{\text {OUt- }}$ ) $=2.5 \mathrm{Vp}-\mathrm{p}$ Biased at 2.5 V DC.

If the ADC does not have an internal voltage reference, one might assume that a simple resistor divider from the power supply would suffice for the reference input to the ADC. The designer must keep in mind that any change on the voltage reference will cause a one-to-one change in the output of the converter. Resistors tend to drift and are the cause of unwanted noise. Utilizing a precision, low-drift, low-noise voltage reference is always a good design practice.
The new multi-feature ADCs, such as the ADS7870, ADS1210/ADS1211, ADS1212, and ADS1250 from Texas Instruments offer both a PGA and internal voltage reference. Figure 3 implements these features providing a simple resistor network as a possible solution.


FIGURE 3. Utilizing a Resistive Network to Achieve Attenuation and DC Bias of the Input Signal.

This configuration can provide more accurate results and minimize the number of components. One could assume that this would not provide any better accuracy and would only bring a similar gain circuit into the ADC. Certainly this circuit would minimize components and lower cost, which would be a benefit to the designer.

The transfer equations are as follows. See appendix A for a detailed derivation.

$$
\begin{align*}
& \frac{\mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}=\frac{+\mathrm{In}}{\mathrm{~V}_{\text {IN }}}=1 / 2  \tag{3}\\
& \frac{\mathrm{R}_{3}}{\mathrm{R}_{3}+\mathrm{R}_{4}}=\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}=1 / 2
\end{align*}
$$

From these ratios the resistor values were chosen to be $R_{1}=R_{2}=R_{3}=R_{4}=150 \mathrm{k} \Omega$. The pseudo-differential value, $(+\ln -(-\mathrm{In}))$, corresponds to a $2.5 \mathrm{Vp}-\mathrm{p}$. Utilizing a PGA setting of 2 effectively utilizes the full-scale input range.


FIGURE 4. Scope Trace (circuit of Figure 4), $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{Vp}-\mathrm{p}$ $\mathrm{V}_{\mathbb{N}}=5 \mathrm{Vp}-\mathrm{p}$ (bipolar), with a Corresponding Output, $\mathrm{V}_{\mathrm{OUT}_{+}}=2.5 \mathrm{Vp}-\mathrm{p}$ Biased at $2.5 \mathrm{~V} \mathrm{DC}, \mathrm{V}_{\text {OUT- }}=2.5 \mathrm{~V}$ DC.

Loading the reference can cause undesired drift of the reference voltage. The designer must also consider the input impedance of the ADC. Low input impedance may cause signal loss. If this becomes an issue, Figure 5 can be implemented.
$R_{4} / R_{3}$ provides the DC bias while $R_{2} / R_{1}$ provides the attenuation/gain. The PGA amplifies the differential signal (+ln - (-In)), effectively preserving the full-scale input range of the device.

$$
\begin{align*}
& \frac{R_{2}}{R_{1}}=G_{(U 1)}=1 / 2 \\
& \frac{R_{3}}{R_{3}+R_{4}}=\frac{1}{G_{(U 1)}+1}=\frac{1}{\frac{1}{2}+1}=\frac{2}{3} \tag{4}
\end{align*}
$$

From these ratios the resistor values were chosen to be $R_{1}=R_{3}=100 \mathrm{k} \Omega, R_{2}=R_{4}=200 \mathrm{k} \Omega$. The pseudo-differential value, (+In - (-In)), corresponds to a $2.5 \mathrm{Vp}-\mathrm{p}$. A PGA setting of 2 maintains the full-scale range of this device. Without the PGA this circuit ((+In) - (-In)) would only make use of half of the full-scale input range.
Component selection is critical when dealing with highresolution applications. The main selection criteria for the op amp includes offset voltage drift and noise. DC offset, such as gain error and input offset voltage, can be taken out through software calibration or by internal calibration of the ADC.

The lowest drift amplifiers are those that are chopper stabilized, such as the Texas Instruments TLC2652. This amplifier has a supply range of $\pm 1.9 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$, offering very low offset voltage ( 1 mV ) and low offset voltage drift $\left(3 n \mathrm{~V} /{ }^{\circ} \mathrm{C}\right)$. These amplifiers have limited bandwidth and generate more noise than other amplifier architectures. The TLC2652 has a maximum voltage noise of $35 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ (at 1 kHz ) and a typical unity-gain bandwidth of 1.9 MHz . This amplifier is more suitable for low-frequency applications.


FIGURE 6. Scope Trace, $\mathrm{V}_{\mathbb{I N}}=5 \mathrm{Vp}-\mathrm{p} \mathrm{V}_{\mathbb{I N}}$ (bipolar), with a Corresponding Output, $\mathrm{V}_{\text {OUT+ }}=2.5 \mathrm{~V}$ DC $\mathrm{V}_{\text {OUT- }}=2.5 \mathrm{Vp}-\mathrm{p}$ Biased at 2.5 V DC.

DIFET amplifiers offer low-voltage drift (100s of $\mathrm{nV} /{ }^{\circ} \mathrm{C}$ ), have very low noise (less that $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ ) and offer higher unitygain bandwidth than chopper-stabilized op amps. These would be considered for higher frequency applications where noise might become a larger factor than voltage drift. The major drawback is cost.

Amplifiers implementing a bipolar process can offer good precision, higher unity-gain bandwidth, and maintain low noise at a relatively low cost. An example would be the OPA227 family of op amps. This op amp has low voltage drift $\left(300 \mathrm{nV} /{ }^{\circ} \mathrm{C}(\max )\right)$ and very low voltage noise $(3 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ (max)). This amplifier has an 8 MHz unity-gain bandwidth $(\mathrm{min})$ and a slew rate of $2.3 \mathrm{~V} / \mathrm{\mu s}(\mathrm{~min})$ and would be a good choice for high-frequency applications. It also provides a cost-effective solution at a price well under a dollar per channel.


FIGURE 5. Circuit Schematic Utilizing the Programmable Gain Amplifier and Output Voltage Reference.

CMOS amplifiers are probably the most inaccurate but the most cost effective. These are typically single-supply amplifiers. A good example is the OPA340 series from Texas Instruments. These are single-supply 2.7 V to 5.5 V amplifiers with an input voltage range of 300 mV beyond the supply rails and an output voltage that can swing to within 1 mV of the supply rails. These devices tend to have higher noise characteristics $(25 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ (max)) and larger voltage drift $\left(2.5 \mu \mathrm{~V} / 0^{\circ} \mathrm{C}(\mathrm{max})\right)$. They should be used in lower resolution applications where cost is of more concern than resolution.
This document has provided three signal-conditioning circuits that allow the designer to make use of a fully-differential ADC when utilizing a single-ended signal source. Op amp architectures discussed have both benefits and pitfalls to consider and weigh according to the specifics of the application. The accuracy provided by these circuits is directly related to the component selection and the parameters discussed. Other design considerations are board layout, power-supply selection, and good filtering techniques.

## APPENDIX A:

Derivation of the transfer equations for the circuit of Figure 1. From the model for an ideal op amp, we assume infinite input impedance. This implies there is no current into the op amp.

$$
\begin{equation*}
I_{R 1}=I_{R 2} \tag{1}
\end{equation*}
$$

$$
\begin{equation*}
\frac{V_{\mathrm{IN}}-V_{2(U 1)}}{R_{1}}=\frac{V_{2(U 1)}-V_{\text {OUT }}}{R_{2}} \tag{2}
\end{equation*}
$$

Combining terms and solving for $\mathrm{V}_{\text {OUT- }}$ yields:

$$
\begin{equation*}
\mathrm{V}_{\text {OUT- }} \frac{\mathrm{R}_{2}}{\mathrm{R}_{1}} \mathrm{~V}_{\text {IN }}=\mathrm{V}_{2(\mathrm{UH})}\left(\frac{\mathrm{R}_{2}}{\mathrm{R}_{1}}+1\right) \tag{3}
\end{equation*}
$$

Making the substitution that the voltage at pin 2 is equal to the voltage at pin 3 gives:

$$
\begin{equation*}
V_{\text {OUT- }}=-\frac{R_{2}}{R_{1}} V_{\text {IN }}+\left(\frac{R_{2}}{R_{1}}+1\right)\left(V_{3(\text { UII }}\right) \tag{4}
\end{equation*}
$$

The voltage at pin 3 can easily be calculated by a voltage divider.

$$
\begin{equation*}
V_{3(U 1)}=\frac{R_{3}}{R_{3}+R_{4}}\left(V_{s}\right) \tag{5}
\end{equation*}
$$

Combining equation 5 with equation 4 yields:

$$
\begin{equation*}
\mathrm{V}_{\text {oUT- }}=-\frac{R_{2}}{R_{1}} V_{\text {IN }}+V_{S}\left(\frac{R_{2}}{R_{1}}+1\right)\left(\frac{R_{3}}{\frac{R_{3}}{R_{3}+R_{4}}}\right) \tag{6}
\end{equation*}
$$

Where the $D C$ bias value is:

$$
\begin{equation*}
V_{B I A S(U 1)}=\left[\left(\frac{R_{2}}{R_{1}}+1\right)\left(\frac{R_{3}}{R_{3}+R_{4}}\right)\right] \quad V_{\text {REF }} \tag{7}
\end{equation*}
$$

Equation 6 provides the final transfer equation for op amp U 1 . The input signal is inverted with a gain/attenuation of $\left(R_{2} / R_{1}\right)$ and a DC bias corresponding to equation 7. If we let $\left(R_{2} / R_{1}\right)=G_{(U 1)}$ (gain) and solve for the resistor ratio $R_{3} /\left(R_{3}+R_{4}\right)$, equation 7 yields:

$$
\begin{equation*}
\frac{\mathrm{R}_{3}}{\mathrm{R}_{3}+\mathrm{R}_{4}}=\frac{\mathrm{V}_{\text {BIAS }}}{\left(\mathrm{V}_{\mathrm{S}}\left(\mathrm{G}_{(\mathrm{U} 1)}+1\right)\right)}=\frac{1}{\left(\mathrm{G}_{(\mathrm{U} 1)}+1\right)} \tag{8}
\end{equation*}
$$

Derivation of transfer equations for the circuit of Figure 3 The input $+I_{N}$ can be calculated by:

$$
+I_{N}=\frac{R_{2}}{R_{1}+R_{2}} V_{\text {IN }}+\frac{R_{1}}{R_{1}+R_{2}} V_{\text {REF }}
$$

$-I_{N}$ requires the same DC voltage as the DC bias voltage of $+I_{N}$. This requires the resistor ratios be the same:

$$
\frac{R_{1}}{R_{1}+R_{2}}=\frac{R_{3}}{R_{3}+R_{4}}
$$

Solving for the resistor ratios yields:

$$
\begin{aligned}
& \frac{R_{2}}{R_{1}+R_{2}}=\frac{+\ln }{V_{\text {IN }}} \\
& \frac{R_{3}}{R_{3}+R_{4}}=\frac{R_{2}}{R_{1}+R_{2}}
\end{aligned}
$$

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:<br>Texas Instruments<br>Post Office Box 655303<br>Dallas, Texas 75265

