

100-W STEREO DIGITAL AMPLIFIER POWER STAGE CONTROLLER

FEATURES

- Dual H-Bridge Driver Device (Stereo Driver)
- 2x100W (RMS) at 6 Ω (BTL) Using Appropriate MOSFETs
- 4X40W (RMS) at 4 Ω (Single-Ended Output)
- THD+N < 0.09% (100 W) When Using Recommended Design
- Half-Bridge Independent Control
- Glueless Interface to TAS50XX Digital Audio PWM Processors
- 3.3-V Digital Interface
- Supports Overcurrent and Overtemperature Protection for External MOSFETs
- Integrated Current, Temperature, and Voltage Supply Protection System
- Low Profile 56-Terminal TSSOP SMD Package
- **RESET** and **SHUTDOWN** I/O


APPLICATIONS

- AV Receivers
- High Power DVD Receivers
- Power Amplifiers
- Home Theater
- Subwoofer Driver

DESCRIPTION

The TAS5182 device is a high-performance, stereo true digital audio amplifier (TDAA) power stage controller. It is designed to drive a discrete bridge-tied-load (BTL) MOSFET output stage at up to 100 W per channel at 6 Ω. The TAS5182 device, incorporating TI's Equibit™ technology, is used in conjunction with a digital audio PWM processor (TAS50XX) and two discrete MOSFET H-bridges (4 MOSFETs per H-Bridge) to deliver high-power, true digital audio amplification. The efficiency of this digital amplifier can be greater than 90%, reducing the size of both the power supplies and heat sinks needed. The TAS5182 device accepts a stereo PWM 3.3-V input, and it controls the switching of the discrete H-bridges.

Typical TDAA Stereo Audio System Using TAS5182 H-Bridge Driver



When used with the TAS50XX PWM processor, system performance of less than 0.09% THD at 100 W is attainable. Overcurrent, overtemperature, and undervoltage protections are built into the TAS5182 device, safeguarding the H-bridge and speakers against output short-circuit conditions, overtemperature conditions, and other fault conditions that could damage the system.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Equibit is a trademark of Texas Instruments.

TAS5182

SLES045 – JUNE 2002

ORDERING INFORMATION

T _A	PACKAGE
0°C to 70°C	TAS5182DCA
-40°C to 85°C	TAS5182IDCA



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (T_A) unless otherwise noted⁽¹⁾

		TAS5182
Supply voltage range	GV _{DD} to GV _{SS}	-0.3 V to 15 V
	DV _{DD} to DV _{SS}	-0.3 V to 3.6 V
AP, AM, BP, BM, CP, CM, DP, DM		-0.3 V to DV _{DD} + 0.3 V
RESET, SHUTDOWN		-0.3 V to DV _{DD} + 0.3 V
BST_A, BST_B, BST_C, BST_D to GV _{SS}		TBD V
Switching frequency		1500 kHz
Operating junction temperature range, T _J		150°C
Storage temperature range, T _{stg}		-65°C to 150°C

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
Supply voltage range	GV _{DD} to GV _{SS}	7.2	12	15	V
	DV _{DD} to DV _{SS}	3.0	3.3	3.6	V

ELECTRICAL CHARACTERISTICS

T_C = 25°C, DV_{DD} = 3.3 V, GV_{DD} = 12 V, Frequency = 384 kHz


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT TERMINALS: AM, AP, BM, BP, CM, CP, DM, DP					
V _{IH}	High input voltage	2			V
V _{IL}	Low input voltage			0.8	V
R _I	Input resistance		50		kΩ
R _{dtp}	Dead time resistor range	0		100	kΩ
INPUT TERMINAL: RESET_X					
V _{IH_RESET}	High input voltage	2			V
V _{IL_RESET}	Low input voltage			0.8	V
GATE DRIVE OUTPUT: GHS_A, GHS_B, GHS_C, GHS_D, GLS_A, GLS_B, GLS_C, GLS_D					
R _{gd}	Gate drive output impedance		3		Ω
I _{oso}	Source current, peak	V _O = 2.0 V	1.2		A
I _{osi}	Sink current, peak	V _O = 2.0 V	1.6		A
BST DIODE					
V _d	Forward current voltage drop	I _d = 100 mA	2		V
SUPPLY CURRENTS					
I _{DVDD}	Operating supply current	No load on gate drive output	3		mA
I _{DVDDQ}	Quiescent supply current	No switching	3		mA
I _{GVDD}	Operating supply current	No load on gate drive output	15		mA
I _{GVDDQ}	Quiescent supply current	No switching	2		mA
VOLTAGE PROTECTION					
V _{uvp,G}	Under voltage protection limit, GV _{DD}		7.2		V
CURRENT PROTECTION (VDS SENSING)					
V _{DStrip}	Drain-source voltage protection limit	See Calculation of Overcurrent Resistor Values		0.8	V

PRODUCT PREVIEW

SWITCHING CHARACTERISTICS
 $T_C = 25^\circ\text{C}$, $DV_{DD} = 3.3\text{ V}$, $GV_{DD} = 12\text{ V}$

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
TIMING, OUTPUT TERMINALS						
f_{op}	Operating frequency				1500	kHz
$t_{pd,lf-O}$	Positive input falling to GHS_x falling	$C_L = 1\text{ nF}$		45		ns
$t_{pd,lr-O}$	Positive input rising to GLS_x falling	$C_L = 1\text{ nF}$		45		ns
t_{dtp}	Dead time programming range ⁽¹⁾				100	ns
t_{GDr}	Rise time, gate drive output (0.5 to 3.0 V)	$C_L = 1\text{ nF}$		4.5		ns
t_{GDF}	Fall time, gate drive output	$C_L = 1\text{ nF}$		7		ns
TIMING, PROTECTION, AND CONTROL						
$t_{pd,R-SD}$	Delay, $\overline{\text{RESET}}$ low to $\overline{\text{SHUTDOWN}}$ high			20		ns
$t_{pd,R-LH}$	Delay, $\overline{\text{RESET}}$ low to GDL_x high			45		ns
$t_{pd,R-OP}$	Delay, $\overline{\text{RESET}}$ high to operation state			50		ns
$t_{pd,E-L}$	Delay, error event to all gates low			180		ns
$t_{pd,E-SD}$	Delay, error event to $\overline{\text{SHUTDOWN}}$ low			170		ns

⁽¹⁾ Dead time programming definition: Adjustable delay from AP (BP, CP, or DP) rising edge to GHS_A (GHS_B, GHS_C, or GHS_D) rising edge, and AM (BM, CM, or DM) rising edge to GLS_A (GLS_B, GLS_C, or GLS_D) rising edge.

PIN ASSIGNMENTS


NC – No internal connection
Exposed pad size is 106 x 204 mils

Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AM	11	I	PWM input signal (negative), half-bridge A
AP	10	I	PWM input signal (positive), half-bridge A
BM	13	I	PWM input signal (negative), half-bridge B
BP	14	I	PWM input signal (positive), half-bridge B
BST_A	50	I	High-side bootstrap supply (BST), external capacitor to SHS_A required
BST_B	44	I	High-side bootstrap supply (BST), external capacitor to SHS_B required
BST_C	38	I	High-side bootstrap supply (BST), external capacitor to SHS_C required
BST_D	32	I	High-side bootstrap supply (BST), external capacitor to SHS_D required
CM	16	I	PWM input signal (negative), half-bridge C
CP	15	I	PWM input signal (positive), half-bridge C
DM	18	I	PWM input signal (negative), half-bridge D
DP	19	I	PWM input signal (positive), half-bridge D


Terminal Functions (continued)

TERMINAL NAME	NO.	I/O	DESCRIPTION
DHS_A	49	I	High-side drain connection, used for high-side V_{DS} sensing
DHS_B	43	I	High-side drain connection, used for high-side V_{DS} sensing
DHS_C	37	I	High-side drain connection, used for high-side V_{DS} sensing
DHS_D	31	I	High-side drain connection, used for high-side V_{DS} sensing
DTC_HS	6	I	High-side dead-time programming, external resistor to DV_{SS} required
DTC_LS	7	I	Low-side dead-time programming, external resistor to DV_{SS} required
DVDD	3	P	Logic supply voltage
DVSS	4, 24	P	Digital ground, reference for input signals
$\overline{ERR0}$	21	O	Logic output, signals chip operation mode/state. This output is open drain with internal pullup resistor.
$\overline{ERR1}$	22	O	Logic output, signals chip operation mode/state. This output is open drain with internal pullup resistor.
GHS_A	51	O	Gate drive output for high-side MOSFET, half-bridge A
GHS_B	45	O	Gate drive output for high-side MOSFET, half-bridge B
GHS_C	39	O	Gate drive output for high-side MOSFET, half-bridge C
GHS_D	33	O	Gate drive output for high-side MOSFET, half-bridge D
GLS_A	54	O	Gate drive output for low-side MOSFET, half-bridge A
GLS_B	48	O	Gate drive output for low-side MOSFET, half-bridge B
GLS_C	42	O	Gate drive output for low-side MOSFET, half-bridge C
GLS_D	36	O	Gate drive output for low-side MOSFET, half-bridge D
GVDD	30, 55	P	Gate drive voltage supply terminal
GVSS	29, 56	P	Gate drive voltage supply ground return
LOW/HIZ	23	I	Logic signal that determines the drive output state during a reset. When $\overline{RESET_AB}$ or $\overline{RESET_CD}$ is low, LOW/HIZ = 1 indicates that the outputs are low impedance LOW/HIZ = 0 indicates that the outputs are high impedance
NC	1, 2, 5, 25–27		Not connected. Terminals 1, 2, 5, 25, and 26 may be connected to DV_{SS} . Do not connect terminal 27 to DV_{SS} .
OC	8	I	Overcurrent trip value programming, external resistors to DV_{SS} and VR_{FILT} are required
$\overline{RESET_AB}$	12	I	Reset signal half-bridge A and B, active low
$\overline{RESET_CD}$	17	I	Reset signal half-bridge C and D, active low
$\overline{SHUTDOWN}$	20	O	Error/warning report indicator. This output is open drain with internal pull-up resistor.
SHS_A	52	I	High-side source connection, used as BST floating ground (and high-side V_{DS} sensing)
SHS_B	46	I	High-side source connection, used as BST floating ground (and high-side V_{DS} sensing)
SHS_C	40	I	High-side source connection, used as BST floating ground (and high-side V_{DS} sensing)
SHS_D	34	I	High-side source connection, used as BST floating ground (and high-side V_{DS} sensing)
SLS_A	53	I	Source connection low-side MOSFET, ground return terminal, half-bridge A
SLS_B	47	I	Source connection low-side MOSFET, ground return terminal, half-bridge B
SLS_C	41	I	Source connection low-side MOSFET, ground return terminal, half-bridge C
SLS_D	35	I	Source connection low-side MOSFET, ground return terminal, half-bridge D
TEMP	28	I	External temperature sensing connection
VR _{FILT}	9	I	Bandgap reference = 1.8 V. Capacitor must be connected from VR_{FILT} to DV_{SS} .

TAS5182

SLES045 – JUNE 2002

FUNCTIONAL BLOCK DIAGRAM



PRODUCT PREVIEW

TIMING DIAGRAMS




Figure 1. PWM Input to Gate Drive Output Timing (Same for A, B, C, and D Half-Bridge Drivers)




Figure 2. RESET to SHUTDOWN Propagation Delay





Figure 3. RESET to Gate Drive Output Propagation Delay (Same for Half-Bridge A, B, C, and D)

TAS5182

SLES045 – JUNE 2002


TYPICAL APPLICATION CONNECTION DIAGRAM (BRIDGE-TIED-LOAD CONFIGURATION)



NOTE: Recommended power MOSFETs
 (1) International Rectifier IRFIZ24N (8 places)
 (2) TBD

PRODUCT PREVIEW

TYPICAL APPLICATION CONNECTION DIAGRAM (SINGLE-ENDED CONFIGURATION)



NOTE: Recommended power MOSFETs
(1) International Rectifier IRFIZ24N (8 places)

TAS5182

SLES045 – JUNE 2002

FUNCTIONAL DESCRIPTION

Power Stage Protection

The TAS5182 device provides overcurrent, overtemperature, and undervoltage protection for the MOSFET power stage.

Overcurrent Protection (OCP)

To protect the power stage from damage due to high currents, a V_{DS} sensing system is implemented in the TAS5182 device. Based on $R_{DS(on)}$ of the power MOSFETs and the maximum allowed I_{DS} , a voltage threshold can be calculated which, when exceeded, triggers the protection latch, causing the SHUTDOWN terminal to go low. This voltage threshold is resistor programmable. See application section *Calculation of Overcurrent Resistor Values* for more details.

Overtemperature Protection (OTP)

The TAS5182 device has a temperature protection system that uses an external negative temperature coefficient (NTC) resistor as a temperature sensor. See application section *Overtemperature Programming Circuit* for implementation details.

Undervoltage Protection (UVP)

To protect the power output stage during startup, shutdown and other possible undervoltage conditions, the TAS5182 device provides power stage undervoltage protection by driving its outputs low whenever GV_{DD} is under 7 V. With the TAS5182 outputs driven low, the MOSFETs go to a high-impedance state.

Control Terminals

The TAS5182 device provides input control terminals to reset each audio channel and also to control the electrical characteristics of the MOSFET output power stage.

Channel Reset

The reset function enables operation after power up, re-enables operation after an error event, and disables the MOSFET output stage switching during power down and mute. The falling edge of RESET_AB (left audio channel) or RESET_CD (right audio channel) causes the TAS5182 device to reset. Normal operation is resumed when the reset signals go high.

MOSFET Output Reset Control

The LOW/HIZ control terminal selects whether the MOSFET output stage goes into a high-impedance (HI-Z) state or LOW-LOW state when RESET_AB or RESET_CD is enabled. In the high-impedance state, the low-side and high-side MOSFETs are turned off causing no current flow through the MOSFETs. This effectively disconnects the load from the power supply rail. In the LOW-LOW state, the low-side MOSFETs are turned on, while the high-side MOSFETs are turned off. This causes a low or ground signal to be output to the load.

Status Terminals

The TAS5182 device provides output status terminals to report overcurrent, overtemperature, and undervoltage warnings and errors.

Shutdown Indicator

The SHUTDOWN terminal indicates an error event has occurred such as overcurrent, overtemperature, or undervoltage. The SHUTDOWN terminal is pulled high when RESET_AB or RESET_CD is asserted. ERR0 and ERR1 terminals along with the SHUTDOWN terminal indicate the type of warnings and errors. Note that SHUTDOWN is an open-drain signal. See Table 1 for a functional description of these signals.

Table 1. TAS5182 Status Signals

<u>ERR0</u>	<u>ERR1</u>	<u>SHUTDOWN</u>	DESCRIPTION
0	0	0	Multiple errors (TAS5182 gate outputs low, MOSFET outputs HI-Z)
0	0	1	Not valid
0	1	0	Overtemperature error (TAS5182 gate outputs low, MOSFET outputs HI-Z)
0	1	1	Overtemperature warning (normal operation)
1	0	0	Overcurrent error (TAS5182 gate outputs low, MOSFET outputs HI-Z)
1	0	1	Not valid
1	1	0	GV_{DD} undervoltage error (TAS5182 gate outputs low, MOSFET outputs HI-Z)
1	1	1	Normal operation

TAS5182 Power Up and Reset

After power up all gate drive outputs are held low (i.e., the error latch is set). Normal operation can be initiated by toggling $\overline{\text{RESET_AB}}$ and/or $\overline{\text{RESET_CD}}$ from a low state to a high state. If no errors are present, then the TAS5182 device is ready to accept audio inputs.

TAS5182 Reset and Error Timing (BTL System)

The TAS5182 device provides two output control configurations for reset and error situations. In a BTL system configuration, the MOSFET outputs must be grounded before resuming normal operation. This enables the bootstrap capacitors to charge. In a single-ended system configuration, the MOSFET outputs must be brought to a high-impedance state before resuming normal operation. This helps reduce pops in the single-ended ac-coupled system.

Reset and Error Timing (BTL System)

When using this device in the BTL configuration, it is

advisable to bring the MOSFET outputs to a low-low (ground) state when reset ($\overline{\text{RESET_AB}}$ or $\overline{\text{RESET_CD}}$) is asserted. Figure 4 shows the timing that occurs in this configuration. This feature is enabled by connecting the LOW/HIZ terminal to DV_{DD}.

When an error event occurs (see Table 1), and following propagation delay $t_{pd(E-SD)}$, the TAS5182 device pulls the $\overline{\text{SHUTDOWN}}$ signal low. The falling edge of $\overline{\text{SHUTDOWN}}$ forces the MOSFET outputs into a high-impedance state. The $\overline{\text{SHUTDOWN}}$ signal is usually connected to the $\overline{\text{RESET}}$ terminal of the TAS50XX PWM controller. After some delay, the controller then asserts the TAS5182 $\overline{\text{RESET}}$ terminal low. The falling edge of $\overline{\text{RESET}}$ forces the MOSFET outputs to ground potential (this event also brings the $\overline{\text{SHUTDOWN}}$ signal high). This allows the bootstrap capacitors to charge through the grounded MOSFET outputs. When $\overline{\text{RESET}}$ is pulled high, the system resumes normal operation.




Figure 4. Reset and Error Timing (BTL System)

Reset and Error Timing (Single-Ended System)

When using this device in the single-ended configuration, it is advisable to bring the MOSFET outputs to a high-impedance state when reset ($\overline{\text{RESET_AB}}$ or $\overline{\text{RESET_CD}}$) is asserted. Figure 5 shows the timing that occurs in this configuration. This feature is enabled by connecting the LOW/HIZ terminal to DV_{SS}.

When an error event occurs (see Table 1), and following propagation delay a , the TAS5182 device pulls the

$\overline{\text{SHUTDOWN}}$ signal low. The falling edge of $\overline{\text{SHUTDOWN}}$ forces the MOSFET outputs into a high-impedance state. The $\overline{\text{SHUTDOWN}}$ signal is usually connected to the $\overline{\text{RESET}}$ terminal of the TAS50XX PWM controller. The MOSFET outputs remain in a high-impedance allowing the dc-blocking output capacitors to remain charged thereby reducing the possibility of pops. When $\overline{\text{RESET}}$ is pulled high, the system resumes normal operation.




Figure 5. Reset and Error Timing (Single-Ended System)

Calculation of Overcurrent Resistor Values

The output current flows through internal resistance $R_{DS(on)}$ of the external MOSFETs, which creates voltage drop V_{DS} . The overcurrent detector senses this voltage to trigger an error event. To set this overcurrent limit (I_{DS}), equation (1) can be used as an approximation. The exact current limit depends on parasitics from the PCB layout, resistance of the MOSFET at the operation temperature, and the configuration of the H-bridge output stage.

$$\frac{R_2}{(R_1 + R_2)} \times V_{RFILT} = 0.40 \times R_{DS(on)} \times I_{DS} \quad (1)$$

Where $R_1 + R_2 \geq 10 \text{ k}\Omega$
 $V_{RFILT} = 1.8 \text{ V } (\pm 5\%)$
 $V_{DS} = I_{DS} \times R_{DS(on)}$
 $V_{OS} = 0.40 \times V_{DS}$

Maximum current from terminal 9 (V_{RFILT}) =
 $1.8 \text{ V} / 10 \text{ k}\Omega = 180 \mu\text{A}$




Figure 6. Overcurrent Programming Circuit

Overtemperature Programming Circuit

The TAS5182 device features a temperature protection system that uses an external negative temperature coefficient (NTC) resistor as a temperature sensor. Figure 7 shows a typical application.




Figure 7. Temperature Sensing Circuit

The temperature protection system has two trigger limits: OT warning and OT error. OT warning occurs when the voltage at the TEMP terminal is approximately 36% of DV_{DD} . OT error occurs when the voltage at the TEMP terminal is approximately 23% of DV_{DD} . OT warning is decoded when $\overline{ERR0} = 0$, $\overline{ERR1} = 1$, and $\overline{SHUTDOWN} = 1$. OT error is decoded when $\overline{ERR0} = 0$, $\overline{ERR1} = 1$, and $\overline{SHUTDOWN} = 0$. The user for a particular application determines the values of R_1 and R_{NTC} . Typical values are $R_1 = 10 \text{ k}\Omega$ and $R_{NTC} = 47 \text{ k}\Omega$.

REFERENCES


1. *TAS5000 Digital Audio PWM Process data manual*, TI Literature Number SLAS270
2. *System Design Considerations for True Digital Audio Power Amplifiers*, TI Literature Number SLAA117
3. *Digital Audio Measurements*, TI Literature Number SLAA114
4. *PowerPAD Thermally Enhanced Package*, TI Literature Number SLMA002

TAS5182

SLES045 – JUNE 2002

DCA (R-PDSO-G56)

PowerPad™ PLASTIC SMALL-OUTLINE PACKAGE



4073305/C 08/96

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Thermally enhanced molded plastic package with a exposed heat slug (HSL) on bottom.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265