



3.	BLOCK DIAGRAM
4.	CIRCUIT DIAGRAM
5.	PC BOARD
6.	CIRCUIT DESCRIPTIONS 14
7.	TROUBLESHOOTING TABLE
8.	CHECK AND ADJUSTMENT PROCEDURE
9.	REFERENCE DATA
10.	PARTS LIST

KEIO ELECTRONIC LABORATORY CORPORATION TOKYO/JAPAN




· 1.	SERIAL NUMBER SEAL	KOC-F40050
A	SCREWS	FEB ZMC 5x8
8	SCREWS	PLAX B ZMC 4×8
С	SCREWS	PLAX B ZMC 4×12

Le como de la como de			
Remain and Andrewson	PART No.	PART NAME	PART CODE
	1.	LOWER CASE RUBBER FEETS	64615400 50008700
		LOWER CASE RUBBER FEETS BATTERY COVER	64615400 50008700 64615500
	<u>1.</u> 2.	LOWER CASE RUBBER FEETS BATTERY COVER BATTERY HOLDER	64615400 50008700 64615500 64615600
	1. 2. 3.	LOWER CASE RUBBER FEETS BATTERY COVER BATTERY HOLDER BATTERY TERMINAL (SPRING)	64615400 50008700 64615500 64615600 64058100
	1. 2 3. 4.	LOWER CASE RUBBER FEETS BATTERY COVER BATTERY HOLDER BATTERY TERMINAL (SPRING) BATTERY TERMINAL	64615400 50008700 64615500 64615600 64058100 64058101
	1. 2 3. 4. 5.	LOWER CASE RUBBER FEETS BATTERY COVER BATTERY HOLDER BATTERY TERMINAL (SPRING) BATTERY TERMINAL STRAP PEG	64615400 50008700 64615500 64615600 64058100 64058101 64402200
	1. 2 3. 4. 5. 6.	LOWER CASE RUBBER FEETS BATTERY COVER BATTERY HOLDER BATTERY TERMINAL (SPRING) BATTERY TERMINAL STRAP PEG SHIELDING SHEET	64615400 50008700 64615500 64615600 64058100 64058101 64402200 58018004
	1. 2. 3. 4. 5. 6. 7.	LOWER CASE RUBBER FEETS BATTERY COVER BATTERY HOLDER BATTERY TERMINAL (SPRING) BATTERY TERMINAL STRAP PEG SHIELDING SHEET CUSHION FOR BATTERY	64615400 50008700 64615500 64615600 64058100 64058101 64402200 58018004 50008800
	1. 2. 3. 4. 5. 6. 7. 8.	LOWER CASE RUBBER FEETS BATTERY COVER BATTERY HOLDER BATTERY TERMINAL (SPRING) BATTERY TERMINAL STRAP PEG SHIELDING SHEET	64615400 50008700 64615500 64615600 64058100 64058101 64402200 58018004
	1. 2 3. 4. 5. 6. 7. 8. 9.	LOWER CASE RUBBER FEETS BATTERY COVER BATTERY HOLDER BATTERY TERMINAL (SPRING) BATTERY TERMINAL STRAP PEG SHIELDING SHEET CUSHION FOR BATTERY	64615400 50008700 64615500 64615600 64058100 64058101 64402200 58018004 50008800



PART No.	PART NAME	PARTCODE
1.	UPPER CASE	64615300
2.	PARAMETER INDEX PANEL	64905100
3.	DISPLAY COVER	64905200
4.	SHIELDING PLATE FOR PANEL	64063000
5.	SHIELDING PLATE FOR KLM-598	64062800
6.	SHIELDING PLATE FOR JOYSTICK	64062900
7.	JOYSTICK PLATE	64062600

· ANT 110,	CARTWAME	PANTCODE	
8.	SLIDE VR KNOB (IVORY)	62011600	
9.	ROTARY VR KNOB	62012300	
10.	JOYSTICK		
11.	METAL FITTING OF UPPER CASE	INCLUD ESK-7111	
12.	PUSH SW KNOB A-1 (IVORY)	62012500	
13.	PUSH SW KNOB A-2 (BLUE)	62012501	
14.	PUSH SW KNOB B-1 (BLUE)	62012400	
15.	PUSH SW KNOB B-2 (IVORY)	62012401	
16.	PUSH SW KNOB B-3 (RED)	62012402	
17.	HARNESS STOPPER WS-1NA	PPER WS-1NA 54009400	
18.	LUG 3ø	67200100	
20.	PUSH SW CUSHION A	50008900	
21.	PUSH SW CUSHION B	50009000	
A	SCREWS	PLAX B ZMC 3×8	
B	WASHERS	TWU ZMC 3	
С	NUT	VN ZMC 7	





ω **BLOCK DIAGRAM**


3 ⁻ .


5


••••












25


CONNECTOR DIAGRAM


-9-

5. PC BOARD




-10-





-12-



6. CIRCUIT DESCRIPTIONS

Introduction

The POLY-800 is an eight voice, programmable polyphonic synthesizer disigned, among other things, to be battery operated and thus portable, (It weighs less than 10 lbs with batteries included.) It features 64 programs with Edit and Tape Interface, MIDI (Musical Instrument Digital Interface) capabilities, built-in Noise Generator, Chorus and an all-digital programming system called the "DAC" (Digital Access Control) System.

KEYBOARD DATA PROCESSING AND PANEL SWITCH OPERATION

There are six 8-tone keyboard buses (plus 1 tone for high C). IC34 decodes addresses for CPU bus line supply.

Key on/off data is read by the CPU via the IC33 buffer.

When the CPU receives key data, it instantly outputs pitch data to the TG. (Tone Generator)

Note: If IC34 (TC40H138) fails, then there will be no sound for some or all groups of eight notes. If IC33 (TC40H240) fails then sound will not be heard for every eighth note.

Switch operation is exactly the same as the keyboard.

DC01 and DC02 octave switching is read by the CPU via a matrix circuit and performed by IC3 (MSM5232) itself. The MSM5232 output goes through a waveform synthesis circuit (which includes IC's 4, 5, and 6) and is input to the filter chip IC1 (NJM2069).

Likewise, EG (DEG1, DEG2, DEG3), LEVEL1, LEVEL2, CUTOFF, and other switching is read by the CPU via the same matrix. The CPU processes the data and controls IC2069 via a D/A converter and time sharing CV circuit.

Data for sounds created by the user is stored in static RAM IC21 (HM6116). Therefore, to maintain all program data when the unit is turned off, it is necessary for this type of memory to have a battery back-up. Six size "C" 1.5V batteries provide backup power for RAM, as well as power the unit when the AC adaptor is not in use. A charged capacitor keeps RAM memory in tact for a short period of time if the batteries are weak or are removed. When replacing batteries, the user must be careful not to take more than four minutes, because contents of program memory will be erased if beyond that time, or if the battery voltage drops below the required level (about 6 volts).

ABOUT MIDI

1. MIDI (Musical Instrument Digital Interface) is a hardware and software set of standards agreed on by many synthesizer manufacturers. It allows the interconnection of synthesizers, sequencers, computers, and rythm machines, 5-Pin DIN cords are used for connection between instruments and other devices. Maximum cable length is 15meters (50 feet).

The POLY-800 can be connected to other MIDI eauipped units for transmission and reception of the following data.

- 1) Key data [keyboard, sequencer]
- 2) Joystick
- 3) Sequencer clock & stop/start control

4) Program change

Note: Some instruments may not be able to process certain data. For example, if you connect the POLY-800 to a unit that does not have a pitch bending function, that unit will not be affected by POLY-800 pitch bending joystick movement.

2. Data format


MIDI data transmission is in the form of messages of several bytes. Except for real time messages, a message always includes 1 status byte followed by 1 or 2 data bytes.

1) Key data consists of 3 bytes.

STATUS	SECOND	THIRD	DESCRIPTION
1001nnnn	ОККККККК	0VVVVVV	

nmm is the channel number. During transmission the keyboard channel is 0000 (channel 1), the sequencer is 0001 (channel 2). During reception it varies from $1 \sim 16$. (depending on the channel the user selects)

KKKKKKK determines keyboard pitch (0 \sim 127). For example, KKKKKK=60 means the middle C key. See chart below.




If the POLY-800 receives keyboard data that is above or below its octave range, it shifts the octave and sounds the note within its keyboard range.

For example, when the POLY-800 is connected to a five octave keyboard and the DCO octave is programmed for 16', the upper four octaves of the five octave keyboard will respond just like the POLY-800's keyboard. Notes that are played in the fifth octave will repeat the notes in the fourth octave.

VVVVVVV is key velocity. On the POLY-800 this is either 0 or 64.

VVVVVVV = 64 if no velocity sensors. VVVVVVV = 0 means note off, with velocity = 64





2) Joystick

Joystick X axis movement (bend) and Y axis movement (modulation) should be considered separately.

Joystick (bend) sensitivity is determined by the receiving side. Center values are sent as 00H, 40H.

STATUS	SECOND	THIRD
11100000	0VVVVVV(LSB)	0VVVVVV(MSB)

LOW	CENTER	HIGH
LSB MSB	LSB MSB	LSB MSB
00H 00H	00H 40H	00H 7FH

JOYSTICK (MODULATION MG)

STATUS	SECOND	THIRD	DESCRIPTION
	00000001	0nnnn000	+Y, DCO MG
	00000010	0nnnn000	-Y, VCF MG

3) Sequencer Clock & start/stop control. The above are defined by 1 byte (real time messages).

(1) Sequencer clock (F8H)

.

STATUS	DESCRIPTION
11111000	Synchronization is achieved by using 24 clock pulses per quarter note.

(2) Start (FAH)

STATUS	DESCRIPTION
11111010	Sent when start switch is pressed on sequencer or rhythm machine.

(3) Stop (FCH)

STATUS	DESCRIPTION
11111100	Sent when stop switch is pressed. Stops sequence.

4) Program change [CnH; (Tx n=0 RX n=0 \sim 15)] Consists of 1 status byte and 1 data byte.

STATUS	DATA
1100nnnn	OPPPPPP

nnnn is the channel number which is 0000 for transmission and can be changed from $0\,{\sim}\,15$ for reception.

PPPPPPP is the program number which for the POLY-800 is as shown in the chart below. (64 possible combinations from $00H \sim 3FH$)

2nd No. 1st No.	1	2	3	4	5	6	7	8
1	00H	01H	02H	03H	04H	05H	06H	07H
	(0)	(1)	(2)	(3)	(4)	(5)	(6)	(7)
2	08H	09H	0AH	0BH	0CH	0DH	0EH	0FH
	(8)	(9)	(10)	(11)	(12)	(13)	(14)	(15)
3	10H	11H	12H	13H	14H	15H	16H	17H
	(16)	(17)	(18)	(19)	(20)	(21)	(22)	(23)
4	18H	19H	1AH	1BH	1CH	1DH	1EH	1FH
	(24)	(25)	(26)	(27)	(28)	(29)	(30)	(31)
5	20H	21H	22H	23H	24H	25H	26H	27H
	(32)	(33)	(34)	(35)	(36)	(37)	(38)	(39)
6	28H	29H	2AH	2BH	2CH	2DH	2EH	2FH
	(40)	(41)	(42)	(43)	(44)	(45)	(46)	(47)
7	30H	31H	32H	33H	34H	35H	36H	37H
	(48)	(49)	(50)	(51)	(52)	(53)	(54)	(55)
8	38H	39H	3AH	3BH	3CH	3DH	3EH	3FH
	(56)	(57)	(58)	(59)	(60)	(61)	(62)	(63)

TRANSMITTED DATA

STATUS	SECOND	THIRD	DESCRIPTION
1001000*	ОККККККК	01000000	NOTE ON
1000000*	0κκκκκκ	01000000	NOTE OFF
10110000	0000001	0nnnn000	JOYSTICK (DCO)
10110000	0000010	0nnnn000	JOYSTICK (VCF)
1011000*	01111100	0000000	MODE CHANGE OMNI OFF
1011000*	01111101	0000000	MODE CHANGE OMNI ON
1011000*	01111111	00000000	MODE CHANGE POLY ON
11000000	000PPPPP		PROGRAM CHANGE (0~63)
11100000	0000000	Obbbbbbb	PITCH BENDER
			(0~4OH~7FH)

NOTES: 1. The * can be 0 or 1. If 1, it becomes an exclusive seq data channel.

- Pitch range (0KKKKKKK) is 24 ~ 54H.
 Joy stick range (0nnn000)
- 4-bit resolution.
- 4. Pitch bender range (0bbbbbbb) 7-bit resolution; MSB only.
- 5. Mode change is sent with seq start/stop.
- For start, omni off, poly on: for stop, omni ON, poly on, to ch1 and ch2 respectively. 6. Real time messages are only sent during seq operation.

RECOGNIZED RECEIVE DATA 1

STATUS	SECOND	THIRD	DESCRIPTION
1001****	ΟΚΚΚΚΚΚΚ	0VVVVVV	NOTE ON (V>0) NOTE OFF (V=0) VELOCITY IGNORED
1000 * * * *	0KKKKKKK	0VVVVVV	NOTE OFF VELOCITY IGNORED
1011****	00000001	. Onnnnnn	MG1 (DCO) bit 2 ~ bit 0 IGNORED 4 bit RESOLUTION
1011****	00000010	. Onnnnnn	MG2 (VCF) bit 2 ~ bit 0 IGNORED 4 bit RESOLUTION
1011****	0xxxxxx	0000000	MODE CHANGE (SECOND BYTE) 7C; OMNI OFF 7D; OMNI ON (REFER TO NOTE 8)
1100 * * * *	ОРРРРРР		PROGRAM CHANGE (EXAMPLE 70 \rightarrow 06) (EXAMPLE 64 \rightarrow 00)
1110 * * * *	0	Орррррр	PITCH BENDER SECOND IGNORED ONLY THIRD RECOGNIZED

NOTES: 1. If omni is off, then only channel specified in parameter will be received.

If omni is on, then everything will be received but mode change commands will only be obeyed for specified channel.

2. Pitch range (0KKKKKKK) is $24H \sim 54H$. Other values will be transposed to nearest octave.

3. All Omni on/off commands will be interpreted as being accompanied by poly on.

-16-

RECOGNIZED RECEIVE DATA 2

STATUS		
11111000	TIMING CLOCK	
11111010	START .	
△ 11111011 -	CONTINUE START (-START)-	\triangle ; MODIFICATION
11111100	STOP	

NOTE: Timing clock is only received between start and stop. Continue start functions like start.

PANEL CONTROL

PARAMETER		
86	RCV CH;	RECEIVE CHANNEL 1 ~ 16
		BACK UPPED ONLY EFFECTIVE AFTER OMNI OFF OR MODE CHANGE COMMAND.
87	PROG CHANGE:	0 = DISABLE
		1 = ENABLE
·		ONLY FUNCTIONS FOR RECEPTION. ALWAYS USED IN TRANSMIS-
		SION.
		DISABLE DEFAULT
88	SEQ CLK;	1 = INTERNAL; SEQ PERFORMED BY INTERNAL CLOCK.
		2 = EXTERNAL, SEQ PERFORMED ACCORDING TO RECEIVED MIDI
		CLOCK. NOT TRANSMITTED.
		INTERNAL DEFAULT

MAIN CIRCUIT DESCRIPTIONS

Below are simple descriptions of each circuit block. Refer to circuit diagram for number.

1) Tape interface input circuit:

Consists of amplifier and comparator. When command is executed, data on this line is input to the CPU accumulator's 7th bit.

2) CPU:

A CMOS 8-bit microprocessor IC24 (80C85) featuring low power consumption. Virtually all POLY-800 functions are handled by this CPU.

3) Reset circuit:

IC40 (PST518) is a 3-pin IC used for reset. It generates an initial reset voltage of about 4.2V.

4) Sequencer tempo clock oscillator circuit

The tempo circuit includes IC28 (TC40H074) and 1/2 of IC36 (which is 1/2 of a TL072).

The tempo control is connected to CN2 pin 1 providing $10Hz\pm20\%$ at the knob's 0 position and $100Hz\pm20\%$ at the 10 position for CPU interrupts. If this circuit fails, then there will be no sound from the sequencer section.

5) Interrupt oscillator circuit:

This oscillator cycle is used for the EG, MG, LED displays, and S/H time division processing. Oscillator frequency is 2400Hz ~ 3600 Hz. Interrupt order is by priority. If this circuit fails, EG operation and LED indication may become erratic.

6) Address Decoder:

TTL circuit decodes addresses for RAM and other ICs.

7) ROM (8192 words x 8bit PROM)

8) RAM (2048 words x 8bit static RAM)

9) Address latch:

IC latches according to CPU ALE (Address Latch Enable) terminal output signal since CPU uses address LSB 8bits together with data bus 8bit input.

10) Peripheral I/O:

PA, PB, and PC ports are all used for output. The internal timer is used for the interface IC26 (63B50) reference clock. The CPU 3MHz clock frequency is divided by 6 to obtain 500kHz. RAM is used for the program working area.

11) LED display drive circuit:

IC30 (BA618) and IC31 (M54513) form a 6×8 matrix for time sharing indication by the panel's 7-segment LED display.

12) 8-bit D/A converter:

Uses CMOS noninverting buffer IC32 (HD 14050 or "4050"), and BR9 (RKM10L253F or "BR9") a 10-pin (R=25kohm) R-2R ladder resistor in D/A converter with output of $0V \sim 4V$.

13) External DC power supply ripple filter: Diode D2 is used to protect the circuit in case of reverse AC adapter polarity.

14) LED display power supply:

Circuit is designed so that LEDs become dim when battery voltage drops below rated level. (about 6V)

15) +5V power supply:

This circuit design is employed because it maintains normal operation up until just before the batteries drop below rated voltage of Volts (about 6V)

16) -5V power supply: A type of DC-DC converter.

17) Bend depth circuit (KLM-599 PCB): Because MIDI is used, R6 and R7 assure correct joystick center values.

18) A/D converter comparator.

19) Master oscillator:

Varactor VC1 and coil KL-003 are used in the oscillator circuit. This generates a frequency of about 2MHz at the tune knob's center position. This is divided down (to about 1MHz) to supply the TG. (CL1, CL2)

Bend and vibrato control voltages are D/A converted by IC35 (3404) and applied to the oscillator.

20) EG S/H circuit:

EG values calculated by the CPU are output by time sharing and input to the TG.

LED diodes for each voice are there to smooth the stepped transition.

21) Keyboard panel switch input circuit:

A 9 x 8 matrix is formed by DTC5, IC34 (TC40H138), and IC33 (TC40H240). This handles keyboard and panel switch outputs as well as output from the comparator in circuit diagram (18).

22) Detune circuit: Lowers frequency by thinning out clock pulses.

23) Tape interface output circuit.

24) CV circuit:

Performs time division output and S/H on CV for VCF and master oscillator.

25) 6-bit latch circuit:

A 6-bit control output circuit with 2 bits for detune, 2 bits for DCO waveform switching, 1 bit for A/D converter, X-Y switching, and 1 bit for noise gate control.

26) 6-bit latch circuit:

A 6-bit control output circuit with 5 bits for S/H control and 1 bit for chorus on/off switching.

27) VCA + VCF circuit:

The IC1 (NJM2069) has three internal VCAs and one internal 24dB/oct VCF (LPF). SIG1 and SIG2 respectively receive mixed DCO1 and DCO2 inputs from the TG; LEVEL1 and LEVEL2 are control input terminals.

The other VCA is for noise only. The 9pin (VCA LIN IN) is its control terminal.

MG, EG INT and CUTOFF, KBD TRACK are controlled separately and input to VCF LOG. See REFERENCE DATA for details.

28) Analog switch circuit:

Performs DCO waveform switching and joystick A/D converter input switching.

29) Noise generator.

30) MIDI interface circuit:

This is a standard type MIDI interface circuit employing the MIDI interface IC26 (ACIA63B50) and high processing speed photocoupler PC-1. (PC-900)

D22 is used to prevent destruction of the photocoupler LED in case a reverse voltage is applied. R119 (220 ohm) and R121 (220 ohm) resistors are for prevention of damage in case of excessive current.

The circuit is designed to provide a data transmission rate of 31.25 k baud (±1%).

31) Waveform synthesis circuit:

Using the TG's various foot outputs (16', 8', 4', and 2'), this produces 2-waveforms, one by addition on a 1=1=1=1 basis and the other using the ratio 1=1/2=1/4=1/8.

The block resistor BR5 (RKC 1/8 B4 33K) is made up of four 1/8W 33k resistors (1=1=1=1). BR6 (RMO0470) is 10K ohms using R, 2R, 4R, 8R (1=1/2=1/4=1/8).

32) TG (Tone Generator):

An IC having eight sets of dividers and VCAs. See REFERENCE DATA for details.

KLM-597, 598

KLM-598 consists of the chorus circuit and headphone amp circuit. The VCF output signal transits noise gate F1 (2SK381) and is input to compressor IC3 (NE570); then IC4 (M5224P) detects the envelope.


The clock generator circuit which drives the BBD IC makes IC7 (M5224P) generate a triangle wave which comparator IC8 (393) converts to a sawtooth wave with a change of pitch for a more natural chorus effect.

F2 (2SK381B) at the output is an FET for chorus on/off switching.

KLM-597 includes the panel section LED display and switch matrix circuitry.

7. TROUBLESHOOTING TABLE

The order in which things should be checked naturally coincides with the signal path in the POLY-800. Please refer to this flow chart to help you pinpoint sources of malfunctions. Remember to save user programs to tape before beginning service procedures.



8. CHECK AND ADJUSTMENT PROCEDURE

ADJUSTMENT PROCEDURE

Caution: This product has been thoroughly adjusted at the factory before shipment. Therefore do not adjust anything other than those VRs required for servicing.

BEFORE making any calibration adjustments, Be sure test data is loaded into POLY-800.

The following setting chart shows the program data used for service testing. After inputting the data, save it on tape for future time saving convenience.

PROGRAM no. 11 (noise level):

Parameter:	17	18	33	41	43	45	48	71	72	73	74	75	76	83	84
Value:	0	1	15	99	0	0	0	0	0	31	0	31	0	0	0

PROGRAM no. 12 (master oscillator):

Parameter:	11	12	13	14~16	17	18	41	42	43	45	48	51	52	53	54	55	56	83	84
Value:	2	2	1	0	30	1	60	0	0	0	0	0	0	31	0	31	0	0	0

PROGRAM no. 13 (cutoff):

Parameter:	11	12	13	14~16	17	18	41	42	43	45	48	51	52	53	54	55	56	83	84
Value:	2	1 -	1	0	30	1	12	15	2	0	0	0	0	31	0	31	0	0	0

PROGRAM no. 14 (resonance):

Parameter:	11	12	13	14~16	17	18	41	42	43	45	48	51	52	53	54	55	56	83	84
Value:	1	1	1	0	31	1	59	15	0.	0	0	0	0	31	0	31	0	0	0

1. Power supply circuit (KLM-596, circuit no. 15):

Be sure that the specified AC adapter is being used: 9V, 300mA,

1) +5V check and adjustment:

Use DVM (digital voltmeter) to check KLM-596 connector CN6 Pin 6 and confirm +5V (±0.005V). Adjust VR1 if necessary.

2) -5V check:

Use DVM to check KLM-596 connector CN6 Pin 8 and confirm -5V (within $-4.7V \sim -5.7V$)

2. D/A converter check and adjustment (KLM-596, circuit no. 12):

With joystick bend control at center position: connect DVM to KLM-596 IC10 (TL062) Pin 7 and confirm $1.986V \pm 0.005V$. Adjust VR4 if necessary.

Also confirm:

3.929V for an upward pitch bend and 0.076V for a downward pitch bend.

Note: Adjustment is easiest in the joystick circuit although the idea is to obtain a 4V output from IC 38 (TL062) by adjusting the D/A converter when IC 81C55 port A output is all high.

3. Noise level check and adjustment:

1) Select program no. 11.

2) Depress C3 key and set to HOLD.

3) Connect oscilloscope to KLM-596 CN6A 3 pin and confirm noise level of 0.3 V p-p (± 20%).
4) Adjust VR3 if necessary.

4) Aujust v h5 h hecessary.

4. Master oscillator check and adjustment:

Set tune knob to center and bend intensity to maximum. Connect AT-12 to line out jack.

- 1) Select program no. 12.
- 2) Depress C3 key and set to HOLD.

3) Confirm AT-12 indication of -1 OCT, C, 0 cent. If necessary, adjust by turning KL-003 coil.

4) Next, push joystick to maximum upward pitch bend position and confirm AT-12 reading of -1 OCT, G, +35 cents. Adjust KLM-601 VR2 if necessary.

5) At maximum joystick downward pitch bend AT-12 indication should be -2 OCT, D, -35 cents. Adjust KLM-601 VR1 if necessary.

Δ ; MODIFICATION

 Δ ; VR3 is a semi-fixed resistor to fix range of tune VR on front panel.

Confirm +40 \sim +70 cents when tune VR is at # max position.

Confirm $-40 \sim -70$ cents when tune VR is at b max position.

If necessary, Adjust VR3.

5. Cutoff check and adjustment:

1) Select program no. 13.

2) Play C3 and set to HOLD.

3) Connect oscilloscope to CN6A pin 3 and observe waveform as in figure 1.

4) Adjust VR2 to obtain maximum waveform amplitude.

MAX AMP LEVEL




6. Resonance check and adjustment:

- 1) Select program no. 14.
- 2) Play G4 and set to HOLD.

3) Confirm no oscillation and confirm that waveform is as shown in figure 2.

4) Adjust VR5 if necessary to prevent oscillation or to correct waveform deviation from figure 2 example.






9. REFERENCE DATA

80C85A SINGLE CHIP 8-BIT CMOS MICROPROCESSORS

- Single +5V Power Supply
- 100% Software Compatible with 8080A
- 1.3µs Instruction Cycle (8085A);
 0.8µs (8085A-2)
- On-Chip Clock Generator (with External Crystal, LC or RC Network)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is non-Maskable) Plus an 8080A-compatible interrupt
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64k Bytes of Memory

BLOCK DIAGRAM



PIN CONFIGURATION

X1	di	40 Vcc
X2		39 D HOLD
RESET OUT	d3	38 HLDA
SOD	d 🖛	37 CLE (OUT)
SID	d 5	36 RESET IN
TRAP	de	35 READY
RST 7.5	d۲	34 🗗 10/M
RST 6.5	d 8	33 🗖 S,
RST 5.5	d 9	32 P RD
	010	31 WR
INTA	du	30 ALE
ADO	C12	29 S.
AD1	413	28 A15
AD2	C 14	27 A A
	Q15	26 A 13
AD4	die.	25 A12
AD5	Q17	24 A.
AD6	D 18	23 A10
AD7	dia -	22 🗖 A,
Vss	d 20	21 🗖 🗛

FUNCTIONAL PIN DEFINITION

The following describes the function of each pin:

The following describ	es the function of each pin;	RD (Output, 3-state)
Symbol	Function	
A ₈ -A ₁₅ (Output, 3-state)	Address Bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.	WR (Output, 3-state)
AD ₀₋₇ (Input/Output, 3-state)	Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.	READY (Input)
ALE (Output)	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.	HOLD (Input)
S ₀ , S ₁ , and IO/M (Output)	Machine cycle status: IO/\overline{M} S_1 S_0 Status001Memory write010Memory read101I/O write110I/O read011Opcode fetch111Interrupt Acknowledge*00Halt*XXHold*XReset* = 3-state (high impedance)	HLDA (Output)
	X = unspecified S ₁ can be used as an advanced R/ \overline{W} status. IO/ \overline{M} , S ₀ and S ₁ become valid at the begin- ning of a machine cycle and remain stable	INTR (Input)

throughout the cycle. The falling edge of

ALE may be used to latch the state of these

lines.

Function

Symbol

55

READ control: A low level on RD indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.

WRITE control: A low level on WR indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR. 3-stated during Hold and Halt modes and during RESET.

If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle. READY must conform to specified setup and hold times.

HOLD indicates that another master is requesting the use of the address and data buses. The cpu, upon receiving the hold request, will relinguish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data, RD, WR, and IO/M lines are 3-stated.

HOLD ACKNOWLEDGE: Indicates that the cpu has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The cpu takes the bus one half clock cycle after HLDA goes low.

INTERRUPT REQUEST: is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.

-24-

FUNCTIONAL PIN DESCRIPTION (Continued)

Symbol	Function	RESE (Outp
INTA (Output)	INTERRUPT ACKNOWLEDGE: Is used instead of (and has the same timing as) \overline{RD} during the Instruction cycle after an INTR is accepted. It can be used to activate the 8259 Interrupt chip or some other interrupt port.	X ₁ ,X (Input
RST 5.5 RST 6.5 RST 7.5 (Inputs)	RESTART INTERRUPTS: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted.	CLK (Outpl
	The priority of these interrupts is ordered as shown in Table 1. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.	SID (Input
TRAP (Input)	Trap interrupt is a nonmaskable RESTART interrupt. It is recognized at the same time as INTR or RST 5.5-7.5. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt. (See Table 1.)	SOD (Outpo Vcc Vss
RESET IN (Input)	Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flaps may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C net- work for power-on RESET delay. The cpu is held in the reset condition as long as RESET IN is applied.	

· .

Symbol	Function
RESET OUT (Output)	Indicates cpu is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X ₁ ,X ₂ (Input)	X_1 and X_2 are connected to a crystal, LC, and RC network to drive the internal clock generator. X_1 can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK (Output)	Clock Output for use as a system clock. The period of CLK is twice the X_1 , X_2 input period.
SID (Input)	Serial input data line. The data on this line is loaded into accumulator bit 7 whenever a R1M instruction is executed.
SOD (Output)	Serial output data line. The output SOD is set or reset as specified by the SIM instruction.
Vcc	+5 volt supply.
Vss	Ground Reference.

TABLE 1

.

INTERRUPT PRIORITY, RESTART ADDRESS, AND SENSITIVITY

Name	Priority	Address Branched To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	3CH	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	See Note (2).	High level until sampled.

NOTES:

(1) The processor pushes the PC on the stack before branching to the indicated address.

(2) The address branched to depend on the instruction provided to the cpu when the interrupt is acknowledged.

MSM81C55RS 2048-BIT CMOS STATIC RAM WITH I/O PORTS AND TIMER


- 256 Word x 8 Bits
- Single +5V Power Supply
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8 Bit I/O Ports

BLOCK DIAGRAM

- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/Timer

PIN CONFIGURATION

- Compatible with 8085A and 8088 CPU
- Multiplexed Address and Data Bus
- 40 Pin DIP



PC 3	$\mathbf{d}_{i} \smile$	40 🗘 Vcc
PC4		39 🗍 PC2
TIMER IN	d 3	38 PC1
RESET		37 D PC0
PC,	d s	36 🗇 P87
TIMER OUT	d e 🛛	35 🗘 P86
10/M	d7	34 🛛 P85
CE	d 8	33 🗍 PB4
RO	d 9	32 PB3
WR	D 10	31 PB2
ALE	du –	30 PBI
400	C 12	29 P80
ADI	C 13	28 PA7
AD2		27 D PA6
AD3	dis –	26 PAS
AD4	 [16	25 D PA4
AD5	[17	24 PA3
AD6	1 18	23 D PA2
AD7	e 1	22 PA1
Vss	C 20	21 PA0
	······	

PIN FUNCTIONS

Symbol	Function	Symbol	Function
RESET (Input)	Pulse provided by the 8085A to initialize the system (connect to 8085A RESET OUT). Input high on this line resets the chip and initializes the three I/O ports to input	ALE (Input)	Address Latch Enable: This control signal latches both the address on the AD_{0-7} lines and the state of the Chip Enable and IO/M into the chip at the falling edge of ALE.
	mode. The width of RESET pulse should typically be two 8085A clock cycle times.	IO/M (Input)	Selects memory if low and I/O and com- mand/status registers if high.
AD ₀₋₇ (Input/Output)	3-state Address/Data lines that interface with the CPU lower 8-bit Address/Data Bus. The 8-bit address is latched into the address latch inside the 8155 on the falling edge	PA ₀₋₇ (8) (Input/Output)	These 8 pins are general purpose I/O pins. The in/out direction is selected by program- ming the command register.
	of ALE. The address can be either for the memory section or the $1/O$ section depending on the $10/\overline{M}$ input. The 8-bit data is	PB ₀₋₇ (8) (Input/Output)	These 8 pins are general purpose I/O pins. The in/out direction is selected by program- ming the command register.
	either written into the chip or read from the chip, depending on the WR or RD input signal.	PC ₀₋₅ (6) (Input/Output)	These 6 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through
CE or CE (Input)	Chip Enable: On the 8155, this pin is \overrightarrow{CE} and is ACTIVE LOW. On the 8156, this pin is CE and is ACTIVE HIGH.		the command register. When PC_{0-5} are used as control signals, they will provide the following: $PC_0 \rightarrow A$ INTR (Port A Interrupt)
RD (Input)	Read control: Input low on this line with the Chip Enable active enables and AD_{0-7} buffers. If IO/\overline{M} pin is low, the RAM content will be read out to the AD bus. Otherwise the content of the selected I/O port or command/status registers will be		$PC_0 = A BF (Port A Buffer Full)$ $PC_2 = A STB (Port A Strope)$ $PC_3 = B INTR (Port B Interrupt)$ $PC_4 = B BF (Port B Buffer Full)$ $PC_5 = B STB (port B Strope)$ Input to the counter-timer,
WR (Input)	read to the AD bus. Write control: Input low on this line with the Chip Enable active causes the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register depending on IO/M.	(Input) TIMER OUT (Output) Vcc	Timer output. This output can be either a square wave or a pulse depending on the timer mode. +5 volt supply.
		Vss	Ground Reference.

3. HM6116 2048-WORD \times 8-BIT HIGH SPEED STATIC CMOS RAM

BLOCK DIAGRAM

PIN CONFIGURATION

Vcc

As

A۹


WE

ŌE


A10

cs

1/Ũs



4. HN61364 8192-WORD × 8-BIT MASK PROGRAMMABLE READ ONLY MEMORY




BLOCK DIAGRAM

PIN CONFIGURATION

NC	ZI Vcc
A12 2	TT OE:
A7 1	S OE2
A6 💽	2 A8
As 3	24 A9
A4 6	23 A11
A3 🚺	E OE
A2 🚺	21 A10
A1 🖸	I CS
Ao 10	19 D7
Do [1]	18 D6
D1 [2	17 Ds
D₂⊡	IS D4
Vss 🕕	13 D3


5. HD63B50 CMOS ACIA (CMOS ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER)

BLOCK DIAGRAM




PIN CONFIGURATION

į




IC MSM5232RS 8CHANNELS MUSICAL INSTRUMENT TONE GENERATOR



BLOCK DIAGRAM

PIN CONFIGURATION ·



-29-

IC MSM5232RS SPECIFICATIONS

The MSM5232RS is a musical instrument tone generator IC that includes eight sets of scale generating frequency dividers and envelope generators with an 8-bit bus interface integrated on a single chip. It can simultaneously output eight sounds over a seven octave range under microprocessor control.

CHARACTERISTICS

)

;

. .

•

:

:

:

- 2-group 4+4-tone polyphonic output.
- Each group has its own clock input; output bus, and control register, enabling rich, variegated sound operation.
- 7-octave range, plus noise output capability.
- Four foot length outputs: 2', 4', 8' and 16'.
- Built-in envelope generator.

Sustained and attenuated envelope waveforms and variable attack and delay time constants.

- Interface for 8-bit microprocessor control.
- Built-in scale generating ROM converts key number into frequency divider data.

through internal resistance. Furthermore, if envelope generator operation is prohibited, a high impedance state will be created and external envelope waveform input will

become possible.

• CMOS IC means low power operation.

PIN FUNCTIONS

Symbol	Function	Symbol	Function
DB0 ~ B7	Data input terminals. Connected to CPU data bus, so all data is input through these terminals.	2'-1 ~ 16'-1, 2'-2 ~ 16'-2	Tone bus output terminals. Divided into group 1 and group 2. Each is made up of four registers: 2', 4', 8', and 16'. Four tone
AB0 ~ AB3	Address input terminals. These inputs select data write registers.		generators are connected to each tone bus, and are mixed by current adding. Therefore this output must be fed to a low impedance.
ALE	When this input is at "H", trailing edge is latched and signals applied to ABO-AB3 are input to address register.	SOLO8', SOLO16'	Solo sound source output terminals. TG7, 8' and 16' pitched rectangle waves are al- ways available at these outputs.
WR	When this input is at "L", trailing edge is latched and signals applied to DB0-DB7 are input to data latch.	GATE	On/off signal output for solo outputs. In the solo mode, TG7 GF is output. It becomes "L" level when solo mode is prohibited.
CLK1, CLK2	Reference clock input. Output scale is ob- tained by frequency division of this input. CLK1 is the reference frequency for tone generators TG0-TG3 (group 1), while CLK2	NO	Noise output terminal. Internal simulated random noise generator provides noise which is available at this output at all times.
-	is for TG4-TG7 (group 2).	VDD1, VSS1	5 V power supply terminal.
RST	Internal initialization input terminal. Pull-up resistor is built in.	VDD2, VSS2, VSS3	$5 \sim 15$ V power supply terminal.
CAPO-CAP7	Envelope generator capacitor connection terminals. Envelopes are generated by charg- ing and discharging of this capacitance	NOTE: Please conne VSS3, each e	ect VDD1 and VDD2 as well as VSS2 and (xternally.


-30--

NJM2069

-31-

BLOCK DIAGRAM AND PIN CONFIGURATION

.



10. PARTS LIST

τ.

··· ·

PART CODE	SPECIFICATIONS	P:C. BOARD	IDENTIFICATION NO. FUNCTION	Δ΄ ΤΥ	PART CODE	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	עז׳ם
		CARBON RESIS	TORs		10413710	S1/4JYTP 1M	KLM-596		 1
10013710	S1/4JY 1M		•		10442040		KLM-598		1
10016610	1/6JY 100K	KLM-601		2	10413810	S1/4JYTP 10M			2
10016615	1/6JY 150K	KEW-001			10416000	1/6JTP 0Ω	KLM-596		1
10016722	1/6JY 2.2M		,		10416210	1/6JTP 10Ω			1
10113747	S1/4JT 4.7M	KLM-596			10416215	1/6JTP 15Ω			1
10413210	S1/4JY TP 10Ω	KLM-598		4	10416247	1/6JTP 47Ω			3
10413215	S164JY TP 15Ω			· 2	10416310	1/6JTP 100Ω			3
10413247	S1/4JY TP 47Ω	KLM-596		1		1/6JTP 150Ω			2
10413310	S1/4JY TP 100Ω	KLM-598		2	10416322	1/6JTP 220Ω			3
10413318	S1/4JY TP 180Ω	KLM-597		1 1	10416336	1/6JTP 360Ω		•	1
10413322	S1/4JY TP 220Ω	KLM-596		8	10416347	1/6JTP 470Ω			1
10413333	S1/4JY TP 330Ω	11.000		2	10416410	1/6JTP 1.0K			7
10413347	S1/4JY TP 470Ω				10416422	1/6JTP 2.2K	1		2
10413410	S1/4JY TP 1K			1	10416433	1/6JTP 3.3K			1
10410410	51/4511111	KLM-598	`	8	10416439	1/6JTP 3.9K			1
0413422	S1/4JY TP 2.2K	KLM-596		4	10416447	1/6JTP 4.7K			2
0110422	01/451 11 2.21	KLM-598			10416468	1/6JTP 6.8K	KLM-596		3
		KLM-599		2	10416482	1/6JTP 8.2K			1
0413439	S1/4JYTP 3.9K	KLW-599		1	10416510	1/6JTP 10K			16
0413447	S1/4JYTP 4.7K	KLM-598		1	10416512	1/6JTP 12K			1
0413510	S1/4JYTP 10K	1 1		5	10416515	1/6JTP 15K			1
0413310	317431 IF 10K	KLM-596		8	10416516	1/6JTP 16K			1
0413512	S1/AINTD 10K	KLM-598		6	10416522	1/6JTP 22K) }		1
0413512	S1/4JYTP 12K			8	10416533	1/6JTP 33K			2
0413513	S1/4JYTP 13K				10416547	1/6JTP 47K			1
0413518	S1/4JYTP 18K			1	10416556	1/6JTP 56K	1		1
	S1/4JYTP 20K			1	10416562	1/6JTP 62K	1. 1		2
0413522	S1/4JYTP 22K			3	10416568	1/6JTP 68K			3
0413524	S1/4JYTP 24K			2	10416582	1/6JTP 82K			2
0413533	\$1/4JY TP 33K	KLM-596			10416591	1/6JTP 91K			1
0440500		KLM-598		2	10416610	1/6JTP 100K	1		8
0413536	S1/4JYTP 36K			1	10416620	1/6JTP 200K			1
0413539	S1/4JYTP 39K	KLM-596		-8	10416633	1/6JTP 330K			1
		KLM-598		3	10416647	1/6JTP 470K			1
0413547	S1/4JYTP 47K			5	10416710	1/6JTP 1.0M			1
0413562	S1/4JYTP 62K	KLM-596		1 1		L	<u>i</u> l_		
0413575	S1/4JY TP 75K	KLM-598		2	1	ME	TAL FILM RES	SISTORs	
0413610	S1/4JYTP 100K	KLM-596		3		·····	r		
		KLM-598		11	12512261	1/6TP 26.1Ω			1
		KLM-599		4		SN14K2CT26F	1		
0413612	S1/4JYTP 120K	KLM-598		1	12514100	1/6TP 1.00K			2
0413615	S1/4JYTP 150K			2		SN14K2CT26F	1		-
0413622	S1/4JYTP 220K			2	12514604	1/6TP 6.04K			1
0413627	S1/4JYTP 270K	1		1 1		SN14K2CT26F			1 .
0413682	S1/4JYTP 820K			1 1	12515100	1/6TP 10.0K	KLM-599		1
	j	J J			1	SN14K2CT26F			

-32-

PART CODE	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	Ω'ΤΥ	PART CODE	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	מידץ
12515118	1/6TP 11.8K	KLM-596		1		CE	RAMIC CAP	ACITORs	
12515147	SN14K2CT26F 1/6TP 14.7K SN14K2CT26F	KLM-599		1	21442220	50V 22PF RTHE40TKSL220J	KLM-596		2
12515249	1/6TP 24.9K SN14K2CT26F	KLM-596		1	21443100	50V 100PF RTHE50TKSL101J			2
12515499	1/6TP 49.9K SN14K2CT26F			1	21443680	50V 680PF RTHE40TKYB681K	KLM-598		. 4
12515511	1/6TP 51.1K SN14K2CT26F			1	21443820	50V 820PF RTHE40TKYB821K	KLM-596		1
12515845	1/6TP 84.5K SN14K2CT26F	KLM-596		1	21446100	250V 0.1UF RTDSFC80TKY5U104M	KLM-598		37 4
12516100	1/6TP 100K SN14K2CT26F			5		TA	NTALUM CA	PACITOR	
12516200	1/6TP 200K SN14K2CT26F			1	22005247	10V 47UFM	KLM-596		1
	E	BLOCK RESI	STORs			ELEC	TROLYTIC	CAPACITORS	
13504533 13506510	RKC1/8B4J 33K RKC1/8B6J 10K	KLM-596	BR5, BR7	2	25401310	6.3V 100UF RE.T2	KI 11 500		6
13508510			BR1		05404000		KLM-598		1
	RKC1/8B8J1K		BR4	1	25401322	6.3V 220UF RE.T2	KLM-596		1
13508510	RKC1/8B8J 10K		BR2, BR3	2	25403210	16V 10UF RE.T2	KLM-596		11
13810525	RKM10K253F 25K		BR9				KLM-598		4
13890470	RM 0470		BR6, BR8	2			KLM-599		1
		THERMIST	FOR		25403247 25403310	16V 47UF RE.T2 16V 100UF RE.T2	KLM-598 KLM-596		2
			·····				KLM-598		6
18032310	TD5-A110DA			1	25406047	50V 0.47UF RE.T2	KLM-596		2
I							KLM-598		3
	M	YLAR CAPA	CITORs		25406110	50V 1UF RE.T2	KLM-596		11
1			1				KLM-598		4
20402410	50V 0.001UF K AMZV	KLM-596		5	35406122	50V 2.2UF RE.T2			2
		KLM-599		2	25406133	50V 3.3UF RE.T2			2
20402412	50V 0.0012UF K AMZV	KLM-598		4	25423247	16V 47UF RB-LL.T2	KLM-596		1
20402415	50V 0.0015UF K AMZV	KLM-596		2	25426110	50V 1UF RB-LL.T2			1
20402422	50V 0.0022UF K AMZV	KLM-598		3	25463210	16V 10UF RBP.T2			2
20402447	50V 0.0047UF K AMZV	KLM-596		1 1	25466047	50V 0.47UF RBP.T2)]	1
20402510	50V 0.01UF K AMZV			1	25466110	50V 1UF RBP.T2	KLM-598		1
		KLM-598		4		l	l		
20402547	50V 0.047UF K AMZV	KLM-596		16			TRANSIST	ORs	
	ST	YROL CAPA	CITOR		30100328	TR 2SB744 Α Ρ/Ω	KLM-596	03	1
00500	E01/ IT 10000C	KINGOO]		30100700	TR2SB731		01	1
20503410	50V JT 1000PF	KLM-598		1	30201107	TR 2SC1583 G		Q15, Q16	2
					30202299	TR 2SC2785 K		Q5	1
				1 1	I	Selected for noise (white)		1	

 $\bullet \bullet \bullet \bullet \bullet \bullet$

PART	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	ΩΊΤΥ	PART COCE	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	QT
30300528 30400020	TR 2SD794A P/Q TR 2SA1175 K TN		Q18	1			DOUBLE D	IODE	_1
			KLM-598	4	31430100	MC-931 TP	KLM-596	DB10~13	4
30420020	TR 2SC2785 K TN		KLM-596 KLM-598	2					
30420030	TR 2SC2901 K TN		KLW-598	3			ICs	T	
	L	IGITAL TRAI			32002021	MN-3209	KLM-598	BBD	1
					32002022	MN-3102		BBD driver	1
30430010	TR DTA-114N T-93	KLM-596	DTA1	1	32003011	ТС-40Н000 Р	KLM-596	Quand 2-input nand gate	2
00100010	111 01 411 41 1-55	KLM-598	DTAL DTA2	1 . 1	32003021	ТС-40Н074 Р		Dual D-type positive edge-triggered	2
30430020	TR DTC-114N T-93			2				flip flop with set, reset	
00-00020	10010-11400 1-93	KLM-596	DTC1 ~ 5	5	32003026	TC-40H138 P		3 to 8 demultiplexer	2
					32003030	ТС-40Н151 Р		8 to 1 data selector/multiplexer	1
		FET						with strobe	
30460020					32003041	ТС-40Н174 Р		Hex D-type flip flop with reset	2
30460020	FET 2SK381-34-B	KLM-598	F1,F2	2	32003043	ТС-40Н032 Р		Quad 2-input positive or gate	1
	· · · · · · · · · · · · · · · · · · ·				32003047	TC-40H240 P		Octal buffer/line driver with	1
		DIODE	S					3-state output	
24000000	100.170				32003058	ТС-40Н373 Р		Octal D-type transparent latch with	1
31000800	1\$2473	KLM-601		1				3-state output	
31001100	1SS-53	KLM-596	D1	1	32003063	ТС-40Н393 Р		Dual 4-bit binary counter	1
31001500	SR1K-2		D2	1	32004016	HD-14050 BP	KLM-596	Hex buffer	1
31400100	1S1555 TP-3	KLM-596			32004017	HD-14051 BP		8-Channel analog multiplexer/	2
		KLM-598		7				demultiplexer	}
31400300	1S-2473 T-77	KLM-596		13	32004028	HM-6116LP-4		2048-Word x 8 bit static CMOS	1
		KLM-597		18			[RAM	
	I	NADAOT		_ <u>_</u>	32004039	HD-14053 BP		Triple 2-channel analog multiplexer/	1
		VARACT			32004063	HD 63850P		demultiplexer CMOS asynchronous communica-	1
31020400	1SV-149 B			1				tions interface adaptor	1
	· · · · · · · · · · · · · · · · · · ·		1		32006009	MSM-5232RS		8-Channel tone generator	1
		LED		1000	32006010	MSM-80C85ARS		CPU	
	l	·			32006011	MSM-81C55RS		2048 bit CMOS static RAM with	
31201500	LT-8001P		DB2 ~ 9	16				I/O ports and timer	'
31203200	LED LN524RA	KLM-597		3	32007003	BA-618		LED driver	1
					32009001	NJM-4558D-V	KLM-598	OP amp	1
		ZENER DI	0DE¢		32009007	NJM-2902 N	KLM-596		4
	T				32009015	NJM-2903 D			1
31422300	HZ-6B1L-TD	KLM-596	07	1			KLM-598		1
31422400	HZ-3ALL-TD		D3		32009027	NJM-20690		3-VCA and 1-VCF	
31422500	HZ-5CLL-TD		D1		32009028	NJM-3404AD	KLM-596		3
31422700	HZ-11A3-TD		D4		32009029	NJM-2058 D	KLM-599		
		1			32011020	M5224 P	KLM-598		2
					32011024	M-5223	KLM-596		2

.

-

•

•

a server an arrested

PART	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	ΩΎΥ	PART CODE	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	Q'T'
32011026	M-5216 L	KLM-598	Head phone amp	1		• • • • • • • • • • • • • • • • • • •	PUSH S	w	
32012005	MBM-2764-30Z		8K byte prom	1	·	r	· · · · · · · · · · · · · · · · · · ·	T	
32013001	PST-518	KLM-596	System reset	1 1	37505700	EVQQJBO4K	KLM-597	PANEL SWITCH	18
32021011	TL-072		Dual BI FET OP amp	1 1		}	· · · · · · · · · · · · · · · · · · ·		
32021022	TL-062		Dual BI FET OP amp	2					
32025002	NE-571	KLM-598		1			COIL	5 	
		PHOTO COL	JPLER		40201200	KD-4 ELEY-471KA	KLM-596	DC-DC CONVERTER DC-DC CONVERTER	1
33000900	PC-900	KLM-596		1	40201300	KL-003		OSC	i i
	LCI						AC ADAP	ſERs	
		1	1		40502700	KAC-302 UNI/117V	T	UNI	1
33500900	EF0-A6ROMO1			1				117 2P	1
	P.C.	BOARDs (wi	thout parts)		40502800	KAC-303 JAM/CSA		JAM	
	······	r	+		40503000	KAC-305 240AU		240 AU	1
34059600	KLM-596	1	MAIN BOARD	1 1	40503100	KAC-306 240GE	1	240 GE	1
34059700	KLM-597	1	PANEL BOARD	111	40503200	KAC-307 240AF		240 AF	1 1
34059800	KLM-599	1	JOYSTICK BOARD	1 1	40503300	KAC-308 220GE/		220GE	1
34060000	KLM-600	KLM-597	VR BOARD	3		SCHANDINAVIA		220 SE	1
34060100	KLM-601		SUBBOARD		1			DEMKO	1
		<u> </u>		1				SEMKO	1
	SE	MI-FIXED RE	ESISTORs	·				NEMKO 220 FR	1
35201215	H1051A 1.5KB	KLM-596	VR1,+5V ADJ	1 1				FEMKO	1
35201310	H1051A 10KB		VR5, RESONANCE ADJ	1 1				······	
35201322	H1051A 22KB		VR4, D/A ADJ	1 1 1			ΚΕΥ ΒΟΑ	RDs	
35201410	H1051A 100KB	1					1		
		KLM-601	VR2, PITCH BEND ADJ (UP)	i	42002500	ESK-7111	1	NORMAL	1
35201468	H1051A 680KB		VR1, PITCH BEND ADJ (DOWN)	i	42002600	ESK-7112		REVERSE	1
35201510	H1051A 1MB	KLM-596	VR3, NOISE GAIN ADJ			С			4 (4
35201515	H1051A 1.5MB	KLM-601				D	1	1	4 (4
30201010	THOSTA LOND	KLIVI-001	1	'		E			4 (4
	<u>1 </u>	ROTARY	VRs			F			4 (4
		1				G			4 (4
36016900	K16200009 10KB		JOYSTICK VR	2	\$	в			4 (4
36204300	K162B-5M1612-10KB	KLM-597	VR with POWER SW	1 1		H.C.			1 (1
		SLIDE V	Rs		ľ	BLACK KEY		(): REVERSE	20 (2
36504000	S3018P-613-10KB		BEND INT, TUNE	2		CONTACT STRIPS		6 groups	7
36504000 36504100	S3018P-613-100KC		SEQUENSER SPEED	1		SPRING		7 groups	49
		SLIDE S	L W						
37303900	R-S47836	KLM-596	TAPE, WRITE E/D	4					

PART CODE	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	Δ΄ ΤΥ	PART CODE	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	Q'TY	
		PHONE JA	ICK s	DIN JACK						
45001400 45001700	SG-4611 #01 SG-4612 #01	KLM-596 KLM-596	3P with SWITCH STEREO	3 1	45403100	DINJACK 5PIN TCS-5350-01-1011		MIDI I/O	2	
		DC INPUT	JACK			······		EET	_ <u></u>	
45400300	HEC-0470-01-230		POWER JACK	1	50008700	KOC-F40272			2	
		MINIPHONE	JACK			CU	SHION FOR E	BATTERY		
45400900	HSJ-0786-01-010 3.5φ		TAPE I/O	2	50008800	16x30x4 KOC-F40280			1	
	· ·	HARNES	Ses			P	USH SW CUS	HION A	- L	
47040100	HNS-301 HNS-302				50008900	KOC-F40282			1	
47040300	HNS-303	}				P	USH SW CUS	HJON B		
47040400	HNS-304 HNS-306			1	50009000	KOC-F40283		· · · · · · · · · · · · · · · · · · ·	3	
47040700 47040800	HNS-307 HNS-308						BATTER	۱ ۲	1	
47040900	HNS-309			1	52001100	SUM2DGB	1		6	
	·····	CONNECT	ORs				l		6	
47408004	S4P W-P2604 #51	KLM-596		2			RIBBON	V		
47408805 47408807	S5P W-P2605 #51 S7P W-P2607 #51	KLM-597			54008100	KOC-F40224			1	
		KLM-598		i			HARNESS ST	OPPER		
47408811 47408814	S11P W-P2611 #51 S14P W-P2614 #51	KLM-596		111	E 4000 400		1		1	
47408815	S15P W-P2615 #51			1 2	54009400	WS-1NA			2	
47408904	1 AD W D2004 #51	KLM-598		11		•	SHIELDING	SHEET		
47400504	L4P W-P2804 #51	KLM-597 KLM-599		2	58018004	KOC-F40275			1	
47408905	L5P W-P2805 #51			111					1 '	
47408911 47408914	L11P W-P2811 #51 L14P W-P2814 #51	KLM-597				C	ONNECTION	CORD	-	
	L14F W72014 #31	l			60201300	6.3ø PLUG 2.5M			1	
		IC SOCK	ETs			SLI	DE VR KNOB			
48001282 48005222	28P DICA-28CTI 22P C472211	KLM-596		1	62011600	KOC-E40121			3	

•

-36-

	·····											
PART	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	QTY	PART	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	ΩΊΤΥ			
JOYSTICK LEVER KNOB						STRAP PEG						
62012200	KOC-E40149			1	64402200	KOC-C40505			2			
ROTARY VR KNOB						JOYSTICK BOX						
62012300	KOC-E40151		VR with POWER SW KNOB	1	64610100	KOC-E30036			1			
						JOYSTICK X SUPPORT						
					64610101	KOC-E40114			1			
62012400	B-1 (TURQUOISE) KOC-E40153		L = 13mm	8								
62012401	B-2 (IVORY) KOC-E40153		L = 13mm	1	64615300	KOC-E10014			1			
62012402 62012500	B-3 (RED) KOC-E40153 A-1 (IVORY)		L ≃ 13mm L = 25.5mm	1		LOWER CASE						
62012501	KOC-E40152 A-2 (TORQUOISE) KOC-E40152		L = 25.5mm	. 2	64615400	КОС-Е10013			1			
						BATTERY COVER						
BATTERY TERMINALs (SPRING)						KOC-E30056			1			
64058100 64058101	KOC-C40438 KOC-C40437			1		BATTERY HOLDER						
JOYSTICK Y SUPPORT					64615600	KOC-E30057			1			
64058400	KOC-C40446			1		LEVER FOR JOYSTICK						
JOYSTICK PLATE					64616100	KOC-E40150			1			
64062600	KOC-C40500			1		PARAMETER INDEX PANEL						
SHIELDING SHEET FOR KLM-598						KOC-E30058			1			
64062800	KOC-C40509			1		DISPLAY COVER						
SHIELDING SHEET FOR JOYSTICK						KOC-E30060			1			
64062900	KOC-C40510			1		LUG						
SHIELDING SHEET FOR PANEL						3φ			1			
64063000	КОС-С30211			1								

PART CODE	SPECIFICATIONS	P.C. BOARD	IDENTIFICATION NO. FUNCTION	ΩΎΤΥ								
SERIAL NO. SEAL												
68599999				1								
SCREWS, NUTS, WASHERS (Please refer to structural diagram)												
70560508 74530308 74560408 74560412 78430300 78690500	FE B BZMC 5×8 PLAX B ZMC 3×8 PLAX B BZMC 4×8 PLAX B BZMC 4×12 TWU ZMC 3 PSW 5			4 46 3 9 1 1								
				- 								
				1								
·												
			. ,									
			· .									

•

-38--

Q'TY 1

.

KEIO ELECTRONIC LABORATORY CORP. 15-12, Shimotakaido 1-chome, Suginami-ku, Tokyo 168

© KEIO ELECTRONIC LABORATORY CORP. 1984