# Linear Integrated Circuits and MOS/FET's 




## RCA Linear Integrated Circuits and MOS/FET's

Table of Contents

This DATABOOK contains detailed technical information on the full line of linear integrated circuits and the low-power line of metal-oxidesemiconductor field-effect transistors (MOS/FET's) currently available from RCA Solid State Division. This broad spectrum of products include many highly diverse types intended for a wide range of circuit functions in industrial and/or consumer applications.
The first section, a general over-all guide to available products, contains a complete index of types, photographs of the wide variety of package options, product classification and selection guides, recommended operating and handling procedures, a list of special terms and symbols, and a crossreference listing that shows the recommended RCA replacement types for many popular industry devices. This general section is followed by technical data on individual types grouped into eleven broad product categories, including: Operational Amplifiers, Voltage Comparators, Data-Conversion Circuits, Arrays, Power Control Circuits, Differential Amplifiers, Special-Function Circuits, TV/CATV Circuits, Audio Circuits, Radio Circuits, and MOS/FET's. The first page of each data section lists all the types included in the section grouped according to specific circuit functions together with a reference to the page that contains the technical data for each type.
The final section of the DATABOOK lists highreliability types supplied for military, aerospace, and critical industrial applications and defines the screening levels to which each of them are supplied, shows dimensional outlines for all package types, and lists, together with a brief abstract, current RCA application notes on linear integrated circuits and MOS/FET's.

| Table of Contents |  |
| :---: | :---: |
| Guide to Linear Integrated Circuits | 1 |
| Operational Amplifiers | 2 |
| Voltage Comparators | 3 |
| Data Conversion Circuits | 4 |
| Arrays | 5 |
| Power Control Circuits | 6 |
| Differential Amplifiers | 7 |
| Special Function Circuits | 8 |
| TV/CATV Circuits | 9 |
| Audio Circuits | 10 |
| Radio Circuits | 11 |
| MOS/FET Devices | 12 |
| Supplementary Information | 13 |
| RCA Sales Offices and Distributors | 14 |

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of RCA.

The device data shown for some types are indicated as preliminary. Preliminary data are intended for guidance purposes in evaluating devices for equipment design. Such data are shown for types currently being designed for inclusion in our standard line of commercially available products. For current information on the status of preliminary programs, please contact your local RCA sales office.

Copyright 1982 by RCA Corporation
All rights reserved under Pan-American
Copyright Convention)

Trademark(s) ${ }^{\text {® }}$ Registered
Marca(s) Registrada(s)

Printed in USA/ 10-82

## General Guide to Linear Integrated Circuits

Page
Index to Devices ..... 6 ..... 6
6
6
Packages ..... 8
Product Classification Charts ..... 10
Operating \& Handiing Considerations ..... 12
Terms and Symbols ..... 14
Cross-Reference Dlrectory ..... 16
LM Branded LInear IC's ..... 18
EVP Optlon ..... 19

Linear integrated Circuits
Index to Devices

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline Type Number \& \multicolumn{6}{|c|}{$$
\begin{aligned}
& \text { Package } \\
& \text { Suftlle }
\end{aligned}
$$} \& Data
Bulietlin File No． \& Page \& Type
Number \& \& \& \& Packag \& \& \& Data
Bulletin Bulletin File No． \& Page <br>
\hline CAOBO \& T \& s \& E＊ \& \& H \& － \& ${ }^{1238}$ \& 83 \& CA3016 \& \& － \& － \& － \& － \& － \& 316 \& 114 <br>
\hline CA081 \& T \& s \& $\mathrm{E}^{*}$ \& － \& H \& － \& 1238 \& 83 \& CA3016A \& \& \& \& \& \& － \& 310 \& 121 <br>
\hline CA082 \& T \& s \& E＊ \& － \& H \& － \& 1238 \& ${ }^{83}$ \& CA3018 \& \& \& H \& － \& － \& － \& ${ }^{338}$ \& ${ }^{396}$ <br>
\hline CA083 \& \& － \& － \& E1§ \& H \& － \& ${ }^{1238}$ \& ${ }^{83}$ \& CA3018A \& \& － \& － \& － \& － \& － \& 338 \& 396 <br>
\hline CA084 \& － \& － \& － \& E1§ \& H \& － \& 1238 \& 83 \& CA3019 \& \& H \& － \& － \& － \& \& 236 \& 384 <br>
\hline CA 101 \& T \& s \& － \& － \& － \& － \& 786 \& 28 \& СА3020 \& － \& H \& \& \& － \& \& 339 \& 500 <br>
\hline CA124 \& E \& － \& \& － \& \& \& 796 \& 104 \& CA3020A \& － \& \& － \& － \& － \& \& 339 \& 500 <br>
\hline CA139 \& E \& － \& － \& － \& \& \& 795 \& 301 \& СА3021 \& － \& － \& － \& － \& － \& － \& 243 \& 129 <br>
\hline CA139A \& E \& s \& E \& － \& － \& － \& 795 \& 301

93 \& CA3022 \& － \& \& － \& － \& － \& \& 243 \& 129
129 <br>
\hline CA158A \& T \& s \& E \& － \& － \& － \& 1019
1019 \& ${ }_{93}^{93}$ \& CA2023 \& － \& H \& \& \& － \& \& 243 \& 129 <br>

\hline CA201 \& T \& s \& － \& － \& － \& － \& 786 \& 28 \& CA3028A \& － \& \& － \& － \& H \& － \& | 338 |
| :--- |
| 382 |
| 8 | \& 135

593
593 <br>
\hline CA224 \& E \& － \& － \& － \& \& － \& 796 \& 104 \& САзо28В \& － \& S \& － \& － \& － \& \& 382 \& 593 <br>
\hline ${ }_{\text {CA23939 }}$ \& E \& － \& － \& － \& － \& － \& 795 \& 301 \& ${ }^{\text {CA3029 }}$ \& － \& － \& － \& － \& － \& \& 316 \& 114 <br>
\hline CA239A \& E \& － \& － \& － \& \& － \& 795 \& 301 \& CA3029A \& － \& \& － \& － \& － \& － \& 310 \& 121 <br>
\hline ${ }_{\text {CA2588 }}^{\text {CA }}$ \& T \& s \& E \& \& － \& － \& 1019 \& 93 \& ${ }^{\text {CA3030 }}$ \& － \& － \& － \& － \& － \& － \& 316 \& 114 <br>

\hline CA270 \& w \& － \& \& － \& － \& － \& ${ }_{897 \mathrm{E}}$ \& 871 \& CA3035 \& － \& \& H \& － \& － \& \& | 310 |
| :--- |
| 274 | \& 121

362 <br>
\hline CA301A \& $T$ \& s \& E \& － \& H \& － \& 786 \& 28 \& САЗ3036 \& － \& － \& － \& － \& － \& － \& 275 \& 402 <br>
\hline CA307 \& T \& s \& E \& － \& H \& － \& 785 \& 34. \& CA3037 \& † \& － \& － \& － \& － \& － \& 316 \& 114 <br>
\hline ${ }_{\text {CA3311 }}$ \& ${ }_{\text {T }}$ \& － \& E \& － \& － \& － \& 797 \& 270 \& CA3037A \& $\dagger$ \& － \& － \& － \& \& \& 310 \& 121 <br>
\hline САз39 \& E \& － \& H \& － \& ＝ \& － \& 795 \& 301 \& CA3038A \& $\dagger$ \& － \& － \& － \& － \& － \& 316
310 \& 114
121 <br>
\hline САзз9А \& E \& － \& － \& － \& － \& － \& 795 \& 301 \& САзоз9 \& － \& － \& н \& － \& － \& － \& ${ }_{343}$ \& 386 <br>
\hline CA358 \& T \& s \& E \& H \& － \& － \& 1019 \& ${ }^{93}$ \& CA3040 \& － \& － \& － \& － \& － \& － \& ${ }^{363}$ \& 604 <br>
\hline ${ }_{\text {CA }}^{\text {CA558 }}$ \& T \& s \& E \& － \& － \& － \& $\begin{array}{r}1019 \\ 834 \\ \hline\end{array}$ \& 93
653 \& CA3041 \& $\triangle$ \& － \& － \& － \& － \& － \& 318
319 \& 952 <br>
\hline CA555C \& T \& S \& E \& － \& H \& － \& 834 \& 653 \& СА3045 \& $\stackrel{\text { ¢ }}{+}$ \& F \& － \& H \& － \& － \& 341 \& 404 <br>
\hline ${ }_{\text {CAT23 }}^{\text {CA723C }}$ \& T \& E \& \& － \& － \& － \& ${ }_{788}^{788}$ \& 520 \& ${ }^{\text {CA3046 }}$ \& － \& － \& － \& － \& － \& － \& 347 \& 404 <br>
\hline CA741 \& T \& S \& H \& － \& － \& － \& 788
531 \& 520
38 \& CA3048 \& $\stackrel{+}{\square}$ \& ${ }_{\text {H }}$ \& н \& － \& － \& － \& 377

611 \& | 365 |
| :--- |
| 372 | <br>

\hline CA741C \& $T$ \& s \& E \& － \& н \& － \& 531 \& 38 \& СА3050 \& $\dagger$ \& － \& － \& － \& － \& － \& 361 \& 410 <br>
\hline ${ }_{\text {CAF47 }}$ CA747C \& T \& E \& － \& － \& － \& － \& 5531 \& 38 \& CA3051 \& － \& － \& － \& － \& － \& － \& 361 \& 410 <br>
\hline CA748 \& T \& E \& $\overline{\mathrm{E}}$ \& － \& － \& － \& 531
531 \& 38
38
38 \& CA3052 \& － \& \& － \& － \& － \& － \& 387

382 \& | 377 |
| :--- |
| 593 | <br>

\hline CA748C \& T \& s \& E \& － \& H \& － \& 531 \& 38 \& САЗ3054 \& － \& \& н \& － \& － \& ＿ \& 388 \& 354 <br>
\hline CA758 \& E \& － \& － \& － \& － \& － \& 760 \& 38 \& CA3058 \& $\dagger$ \& － \& － \& － \& － \& － \& 490 \& 550 <br>
\hline CA920A \& E \& \& － \& － \& － \& － \& 1132 \& 771 \& CA3059 \& － \& H \& \& \& \& － \& 490 \& 550 <br>
\hline CA1191 \& E \& － \& － \& － \& － \& － \& 1134
1347
1 \& 791
928
928 \& CA30600A \& D \& \& H \& － \& － \& \& 537

537 \& | 224 |
| :--- |
| 224 | <br>

\hline CA1310A \& E \& － \& － \& － \& － \& － \& 1254 \& 855 \& САЗ3060B \& D \& － \& － \& － \& － \& － \& 537 \& 224 <br>

\hline CA1352 \& E \& － \& － \& － \& － \& － \& ${ }_{981}^{961}$ \& | 876 |
| :--- |
| 775 |
| 8 | \& CA3064 \& － \& － \& \& － \& － \& － \& 396 \& 660 <br>

\hline CA1394 \& \& － \& － \& － \& － \& － \& ${ }_{981}^{981}$ \& 775 \& CA3068 \& $\triangle$ \& 二 \& － \& － \& － \& － \& 412
467 \& 968
880 <br>
\hline CA1398 \& E \& \& \& － \& － \& － \& 686 \& 673 \& CA3070 \& － \& － \& － \& － \& － \& － \& 468 \& 678 <br>
\hline CA1458 \& T \& s \& E \& － \& H \& － \& 531 \& 38 \& CA3071 \& － \& － \& － \& － \& － \& － \& 468 \& 678 <br>
\hline ${ }_{\text {CAAL524 }}$ \& ¢ \& s \& E \& － \& － \& H \& 1239
531 \& $\begin{array}{r}528 \\ 38 \\ \hline\end{array}$ \& CA3072
CA3075 \& $\triangle$ \& － \& － \& － \& － \& － \& 468
429 \& 678
1014
1 <br>
\hline CA1724 \& E \& － \& － \& － \& － \& － \& 1228 \& 393 \& СА3076 \& － \& H \& － \& － \& 二 \& － \& 430 \& 1018 <br>
\hline CA1725 \& E \& － \& － \& － \& \& H \& 1228 \& 393 \& ${ }^{\text {CA3078 }}$ \& T \& s \& E \& H \& － \& － \& 535 \& 237 <br>
\hline CA2002 \& ＊ \& M \& － \& － \& － \& \& 1156 \& 1004 \& CA3078A \& T \& s \& E \& H \& － \& － \& 535 \& 237 <br>
\hline ${ }_{\text {CA2002 }}^{\text {CA111A }}$ \& $\stackrel{\star}{\star}$ \& M \& － \& － \& － \& － \& 1105
612 \& ${ }_{932}^{1009}$ \& CA3079
CA3080 \& － \& E \& s \& H \& － \& － \& 4490 \& 550
245 <br>
\hline CA2136A \& － \& － \& － \& － \& － \& － \& 1262 \& 937 \& CA3080A \& － \& E \& $\stackrel{\text { s }}{ }$ \& － \& － \& － \& 475 \& 245 <br>
\hline CA2524 \& E \& \& － \& － \& － \& H \& 1239 \& 528 \& СА3081 \& － \& F \& H \& － \& － \& － \& 480 \& 332 <br>
\hline CA2904 \& T \& E \& － \& － \& － \& － \& 1019 \& \& CA3082 \& － \& F \& H \& － \& － \& － \& 480 \& 332 <br>
\hline CA33000
CA3001 \& \& H \& － \& － \& － \& － \& 121 \& 562 \& САЗ3083 \& ， \& F \& － \& H \& － \& － \& 481 \& 418 <br>

\hline CA3002 \& － \& H \& － \& － \& － \& － \& | 122 |
| :--- |
| 123 |
| 1 | \& 569

612 \& CA3085 \& － \& － \& $\stackrel{\text { H }}{\text { S }}$ \& － \& － \& － \& 482 \& | 422 |
| :--- |
| 543 | <br>

\hline CA3004 \& － \& H \& － \& － \& \& － \& 124 \& 575 \& CA3085A \& － \& s \& E \& － \& － \& － \& 491 \& 543 <br>
\hline CA3005 \& － \& $\stackrel{\text { H }}{\text { H }}$ \& － \& － \& － \& － \& 125 \& ${ }^{581}$ \& CA308 \& － \& $\stackrel{\text { s }}{ }$ \& － \& － \& － \& － \& 491 \& 543 <br>
\hline САЗ3007 \& － \& － \& － \& － \& \& － \& 126 \& 588 \& CA3088 \& － \& － \& － \& － \& － \& － \& ${ }_{560}^{483}$ \& － 1027 <br>
\hline CA3008 \& 执 \& \& － \& \& \& － \& 316 \& 114 \& CA3089 \& － \& \& － \& － \& － \& － \& 561 \& 1026 <br>
\hline ${ }_{\text {CA }}{ }_{\text {CA3010 }}$ \& \＃\＃ \& － \& \& \& \& － \& 310 \& 121 \& CA3090A \& Q \& \& \& \& － \& － \& 684 \& 860 <br>
\hline CA3010A \& － \& \& － \& － \& － \& － \& 310 \& 121 \& CA3093 \& E \& H \& － \& － \& － \& \& 534
533 \& 618 <br>
\hline CA3011 \& － \& H \& － \& \& \& － \& 128 \& 939 \& СА3094 \& T \& s \& E \& н \& － \& － \& 598 \& 213 <br>
\hline CA3012 \& － \& － \& 二 \& － \& － \& － \& ${ }^{128}$ \& ${ }_{9}^{939}$ \& CA3094A \& T \& s \& E \& \& － \& \& 598 \& 213 <br>
\hline CA3014 \& － \& － \& － \& \& \& － \& 129
129 \& 995
945 \& ${ }_{\text {CA3094B }}^{\text {CA3096 }}$ \& t \& H \& － \& － \& － \& － \& \& 213
438 <br>
\hline CA3015 \& － \& \& H \& \& － \& － \& 316 \& 114 \& САЗ096A \& E \& － \& － \& － \& － \& － \& ${ }_{595}$ \& 438 <br>
\hline CA3015A \& － \& － \& － \& － \& － \& － \& 310 \& 121 \& CA3096C \& E \& － \& － \& － \& － \& － \& 595 \& 438 <br>
\hline
\end{tabular}

## Index to Devices

| Type Number | Package Sufflx |  |  |  |  |  | Data Bulletin Flle No. | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CA3097 | E | H | - | - | - | - | 633 | 448 |
| CA3098 | T | S | E | H | - | - | 896 | 278 |
| CA3099 | E | H | - | - | - | - | 620 | 285 |
| CA3100 | T | S | E | H | - | - | 625 | 135 |
| CA3102 | E | H | - | - | - | - | 611 | 372 |
| CA3105 | * | M | - | - | - | - | 1382 | 46 |
| CA3118 | T | H | - | - | - | - | 532 | 459 |
| CA3118A | T | - | - | - | - | - | 532 | 459 |
| CA3120 | E | - | - | - | - | - | 907 | 819 |
| CA3121 | E | - | - | - | - | - | 688 | 693 |
| CA3123 | E | - | - | - | - | - | 631 | 1032 |
| CA3125 | E | - | - | - | - | - | 685 | 699 |
| CA3126 | Q | - | - | - | - | - | 860 | 702 |
| CA3127 | E | - | - | - | - | - | 662 | 466 |
| CA3128 | Q | - | - | - | - | - | 1161 | 471 |
| CA3130 | T | S | E | H | - | - | 817 | 141 |
| CA3130A | T | S | E | - | - | - | 817 | 141 |
| CA3130B | T | S | - | - | - | - | 817 | 141 |
| CA3134 | - | EM | QM | - | - | - | 1097 | 974 |
| CA3135 | E | - | - | - | - | - | 1021 | 827 |
| CA3136 | E | - | - | - | - | - | 1158 | 887 |
| CA3137 | E | - | - | - | - | - | 970 | 709 |
| CA3138 | E | H | - | - | - | - | 1131 | 473 |
| CA3138A | E | - | - | - | - | - | 1131 | 473 |
| CA3139 | E | Q | - | - | - | - | 905 | 668 |
| CA3140 | T | S | E | H | - | - | 957 | 156 |
| CA3140A | T | S | E | - | - | - | 957 | 156 |
| CA3140B | T | S | - | - | - | - | 957 | 156 |
| CA3141 | E | - | - | - | - | - | 906 | 390 |
| CA3142 | E | - | - | - | - | - | 907 | 819 |
| CA3143 | E | - | - | - | - | - | 1138 | 834 |
| CA3144 | E | - | - | - | - | - | 1137 | 839 |
| CA3145 | E | - | - | - | - | - | 1175 | 714 |
| CA3146 | E | H | - | - | - | - | 532 | 459 |
| CA3146A | E | - | - | - | - | - | 532 | 459 |
| CA3151 | E | - | - | - | - | - | 1160 | 721 |
| CA3152 | E | - | - | - | - | - | 1351 | 48 |
| CA3153 | E | - | - | - | - | - | 1142 | 892 |
| CA3154 | E | - | - | - | - | - | 1183 | 780 |
| CA3156 | E | - | - | - | - | - | 1265 | 844 |
| CA3157 | E | - | - | - | - | - | 1184 | 786 |
| CA3158 | E | - | - | - | - | - | 1170 | 725 |
| CA3159 | E | - | - | - | - | - | 1136 | 792 |
| CA3160 | T | S | E | H | - | - | 976 | 176 |
| CA3160A | T | S | E | - | - | - | 976 | 176 |
| CA3160B | T | S | - | - | - | - | 976 | 176 |
| CA3161 | E | - | - | - | - | - | 1079 | 335 |
| CA3162 | E | - | - | - | - | - | 1080 | 308 |
| CA3163 | E | - | - | - | - | - | 1092 | 980 |
| CA3164 | E | - | - | - | - | - | 1139 | 647 |
| CA3165 | E | E1§ | - | - | - | - | 1278 | 494 |
| CA3166 | E | - | - | - | - | - | 1100 | 984 |
| CA3168 | E | - | - | - | - | - | 1140 | 339 |
| CA3169 | * | M | - | - | - | - | 1277 | 508 |
| CA3170 | E | - | - | - | - | - | 1129 | 730 |
| CA3172 | E | - | - | - | - | - | 1130 | 737 |
| CA3179 | E | - | - | - | - | H | 1176 | 630 |


| $\begin{aligned} & \text { Type } \\ & \text { Number } \\ & \hline \text { CA3183 } \end{aligned}$ | Package Sufflx |  |  |  |  |  | Data Bulletin File No.$532$ | $\begin{array}{r} \text { Page } \\ \hline 459 \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | E | H | - | - | - | - |  |  |
| CA3183A | E | - | - | - | - | - | 532 | 459 |
| CA3189 | E | - | - | - | - | - | 1046 | 1036 |
| CA3190 | E | - | - | - | - | - | 1204 | 796 |
| CA3191 | E | - | - | - | - | - | 1268 | 899 |
| CA3192 | E | - | - | - | - | - | 1304 | 912 |
| CA3193 | T | S | E | H | - | - | 1249 | 52 |
| CA3193A | T | S | E | H | - | - | 1249 | 52 |
| CA3193B | T | S | E | H | - | - | 1249 | 52 |
| CA3194 | E | - | - | - | - | - | 1270 | 740 |
| CA3195 | E | - | - | - | - | - | 1260 | 866 |
| CA3199 | E | - | - | - | - | - | 1302 | 639 |
| CA3201 | E | - | - | - | - | - | 1346 | 748 |
| CA3202 | E | - | - | - | - | - | 1348 | 802 |
| CA3207 | E | H | - | - | - | - | 1322 | 343 |
| CA3208 | E | H | - | - | - | - | 1322 | 343 |
| CA3209 | E | - | - | - | - | '- | 1343 | 1042 |
| CA3210 | E | - | - | - | - | - | 1361 | 809 |
| CA3211 | E | - | - | - | - | - | 1379 | 644 |
| CA3215 | E | - | - | - | - | - | 1358 | 990 |
| CA3216 | E | - | - | - | - | - | 1362 | 993 |
| CA3217 | E | - | - | - | - | - | 1332 | 756 |
| CA3219 | E | - | - | - | - | - | 1359 | 514 |
| CA3221 | E | - | - | - | - | - | 1057 | 765 |
| CA3223 | E | - | - | - | - | - | 1361 | 809 |
| CA3227 | E | - | - | - | - | - | 1345 | 476 |
| CA3228 | E | - | - | - | - | - | - | 517 |
| CA3240 | E* | E1§ | - | - | - | - | 1050 | 193 |
| CA3240A | E* | E1§ | - | - | - | - | 1050 | 193 |
| CA3246 | E | - | - | - | - | - | 1345 | 476 |
| CA3260 | T | S | E | H | - | - | 1266 | 208 |
| CA3260A | T | S | E | H | - | - | 1266 | 208 |
| CA3260B | T | S | E | H | - | - | 1266 | 208 |
| CA3280 | E | - | - | - | - | H | 1174 | 260 |
| CA3280A | E | - | - | - | - | H | 1174 | 260 |
| CA3290 | T | S | E* | E1§ | - | - | 1049 | 291 |
| CA3290A | T | S | E* | E1§ | - | - | 1049 | 291 |
| CA3290B | T | S | - | - | - | - | 1049 | 291 |
| CA3300 | D | H | - | - | - | - | 1316 | 316 |
| CA3308 | D | - | - | - | - | - | 1352 | 327 |
| CA3401 | - E | - | H | - | - | - | 630 | 110 |
| CA3420 | S | T | E | H | - | - | 1320 | 63 |
| CA3420A | S | T | E | H | - | - | 1320 | 63 |
| CA3420B | S | T | E | H | - | - | 1320 | 63 |
| CA3440 | S | T | E | H | - | - | 1318 | 254 |
| CA3440A | S | T | E | H | - | - | 1318 | 254 |
| CA3440B | S | T | E | H | - | - | 1318 | 254 |
| CA3493 | S | T | E | - | - | - | 1290 | 68 |
| CA3493A | S | T | E | - | - | - | 1290 | 68 |
| CA3493B | S | T | E | - | - | - | 1290 | 68 |
| CA3524 | E | - | - | - | - | H | 1239 | 528 |
| CA3600 | E | - | - | - | - | - | 619 | 479 |
| CA6078A | T | S | - | - | - | - | 592 | 79 |
| CA6741 | T | S | - | - | - | - | 592 | 79 |
| CA7607 | E | - | - | - | - | - | 1350 | 920 |
| CA7611 | E | - | - | - | - | - | 1350 | 920 |
| CD3226 | E | - | - | - | - | - | 1365 | 997 |

- No designated suffix letter for this type in TO-5 style package
$\ddagger \ddagger$ No designated suffix letter for this type of ceramic flat package
- No designated suffix letter for this type in dual-in-line plastic package
$\dagger$ No designated suffix letter for this type in dual-in-line ceramic package
$\Delta \quad$ No designated suffix letter for this type in quad-in-line plastic package
In 8-lead dual-in-line Mini-DIP package
§ In 14-lead dual-in-line plastic package
$\star \quad$ No designated suffix letter for this type in TO-220-style package with vertical-mount lead form.


## Linear Integrated Circuits

## Packages

RCA linear device packages are identified by letters as indicated in the following chart. When ordering a

Linear device, it is important that the appropriate suffix letter(s) be affixed to the type number of the device.

## Package

Dual-In-Line Welded-Seal Ceramic Package Dual-In-Line Plastic Package
Dual-In-Line Frit-Seal Ceramic Package
Chip
Dual-In-Line Plastic Package with "Power Slab"
Modified Dual-In-Line Plastic Package with "Power Slab"
Modified Quad-In-Line Plastic Package
Quad-In-Line Plastic Package
TO-5 Style Package with Dual-In-Line Formed Leads (DIL-CAN)
TO-5 Style Package with Straight Leads
TO-220 Style Package with Horizontal-Mount Lead Form
TO-5 Style Package with Radial Formed Leads
Staggered Quad-In-Line Plastic Package
Ceramic Flat Package

Suffix Letter
DEHH
PP
EMQMQST

## Notes:

1. Some types may have an additional " $M$ " suffix following the package designation suffix, i.e., CA3134EM. The additional " $M$ " suffix simply indicates that the device is a mechanical variant of the basic package type.
2. RCA linear integrated circuits are provided in chip form to allow customer design of special and complex
circuits to suit individual needs. Linear chips are electrically identical to and offer the features of their counterparts, sealed in ceramic, TO-5, and plastic packages. The package-options charts shown with the functional diagrams for each generic type of RCA linear integrated circuit indicate those types for which chip versions are available.

| D Suffix <br> Dual-In-Line Welded-Seal Ceramic Package <br> H1844 <br> 14 and 16-lead versions | E Suffix <br> Dual-In-LIne Plastic Package <br> H1817 <br> 8, 14, 16, 18, 22, 24 and 28 -lead versions | F Suffix <br> Dual-In-LIne Frit-Seal Ceramic Package <br> 14 and 16-lead versions |
| :---: | :---: | :---: |
| P Suffix "Power Slab" Plastlc Dual-In-Line Package <br> H1902 <br> CA3136P only | EM Suffix <br> Modifled 16-lead Dual-In-Line Plastic Package with "Power Slab" <br> CA3134EM only | EM Sufflx Modifled 16-lead Dual-In-LIne Plastic Package with "Power Slab" |

## Packages (Cont'd)

|  |  | VERSA-V and VERSA-V1 TO-220 Style Plastic Package with Vertical-Mount Lead Form <br> Versions with horizontal-moun |
| :---: | :---: | :---: |
|  |  |  |
|  |  | W Suffix Staggered Quad-In-LIne Plastic Package <br> 14 and 16 -lead versions |
|  | JEDEC TO-72 |  |

## Linear Integrated Circuits

Product Classification Chart

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline Indust \& Circ \& \& \& \& \& \& \& \\
\hline \multicolumn{5}{|c|}{OPERATIONAL AMPLIFIERS} \& \& \multicolumn{3}{|c|}{ARRAYS} \\
\hline \multicolumn{2}{|l|}{General Purpose} \& \multicolumn{2}{|l|}{General Purpose Wideband} \& Variable \& DIFFERENTIAL AMPLIFIERS \& Amplifier/ Diode \& Tran \& ansistor \\
\hline Single Unit
CA101
CA201
CA301A
CA307
CA741
CA748
CA3105
CA3152*
CA3193*
CA3420*
CA3493*
CA6741* \& Dual Unit
CA082*
CA083*
CA158
CA258
CA358
CA747
CA1458
CA1558
CA2904
Quad Unit
CA084*
CA124
CA224
CA324
CA3401 \& Single
CAO
CAO
CA3
CA3
CA3
CA3
CA3
CA3
CA3
CA3
CA3
CA3
CA3
CA3
Dual
CA3
CA3 \& \& High Current
CA3094
Micropower
CA3060
CA3078
CA3080
CA3440*
CA6078A•
Dual Unit
CA3280 \& CA3000
CA3001
CA3004
CA3005
CA3006
CA3007
CA3026
CA3028
CA3040
CA3049
CA3050
CA3051
CA3053
CA3054
CA3102 \& Amplifier
CA3026
CA3035
CA3048
CA3049
CA3052
CA3054
CA3060
CA3102
Diode
CA3019
CA3039
CA3141 \& \begin{tabular}{l}
CA1724
CA1725 \\
CA3018 \\
CA3036 \\
CA3045 \\
CA3046 \\
CA3050 \\
CA3051 \\
CA3081 \\
CA3082 \\
CA3083 \\
CA3084 \\
CA3086 \\
CA3093
\end{tabular} \& CA3096 CA3097 CA3118 CA3127 CA3128 CA3138 CA3146 CA3183 CA3227 CA3246 - CA3600 \\
\hline \multicolumn{3}{|l|}{POWER CONTROL CIRCUITS} \& \multicolumn{2}{|l|}{DATA CONVERSION} \& \multicolumn{4}{|c|}{SPECIAL FUNCTION CIRCUITS} \\
\hline \begin{tabular}{l}
Voltage \\
Regulators \\
CA723 \\
CA1524 \\
CA2524 \\
CA3085 \\
CA3524 \\
Zero-Voltage \\
Switches \\
CA3058 \\
CA3059 \\
CA3079 \\
Programmab \\
Schmitt \\
Triggers \\
CA3098 \\
СА3099
\end{tabular} \& \begin{tabular}{l}
Solen Motor CA \\
Powe \\
Ampli CA CA3 \\
Autom Ignitio Switch CA3 \\
Unive Contr CA3
\end{tabular} \& \begin{tabular}{l}
id \& \\
Drivers \\
169 \\
219 \\
ers \\
20 \\
05 \\
tive \\
65 \\
al \\
ler \\
28
\end{tabular} \& A/D Co
CA31
CA33
CA33
Display
CA31
CA31
CA32
CA32
V
COM
Single U
CA31
CA30
CA30
Dual Un
CA32
Quad U
CA13
CA23
CA33 \& \begin{tabular}{l}
erters \\
rivers \\
CA3081 \\
CA3082 \\
TAGE ARATORS \\
it
\end{tabular} \& \begin{tabular}{l}
Timer \\
CA555 \\
Four Quadrant Multiplier \\
CA3091 \\
Single-Chip \\
Detector Alarm \\
Systems \\
CA3164* \\
Prescalers \\
CA3179 \\
CA3199 \\
CA3211
\end{tabular} \& Autom
Circuit
CA3
CA3
CA3
CA3
CA3
CA3
CA3
CA3
CA3
CA3
CA3 \& tive \& Broadband (Video) Amplifiers CA080* CA081* CA082* CA083* CA084* CA3001 CA3002 CA3020 CA3021 CA3022 CA3023 CA3040 CA3071 CA3100* CA3130* CA3140* CA3160* CA3240* CA3260* \\
\hline \multicolumn{9}{|c|}{MOS/FET's} \\
\hline Single Gate 3N128 3N138 3N139 3N142 3N143 3N152 \& 3N153
3N154
40467A
40468A
40559A \& \& Dual Ga 3N140 3N141 3N159 \& \[
40603
\]
\[
40604
\] \& Dua

3
3

3 \& Gate Protecta
N187
N200
N204
N205
N206
N211
N212
N213 \& d
40673
40819
40820
40821
40822
40823
40841 \& <br>
\hline
\end{tabular}

-Low-noise versions of CA741 and CA3078 *BiMOS types $\triangle$ CMOS types +Programmable

Product Classification Chart

| Consumer Circuits |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TV/CATV CIRCUITS |  |  | AUDIO CIRCUITS | RADIO CIRCUITS |  |
| AFT | Horizontal/ | PIX IF | Drivers | AM/FM Com- | FM IF |
| CA3064 | Vertical | CA270 | CA3094 | munications | Circuits |
| CA3139 | Systems | CA1352 |  | Circuits | Gain Blocks |
|  | CA920A | CA3068 | Power | CA2111A | CA3011 |
| Chroma | CA1391 | CA3136 | Amplifiers | CA2136A | CA3012 |
| Systems | CA1394 | CA3153 | CA2002 | CA3011 | CA3076 |
| CA1398 | CA3154 | CA3191 | CA2004 | CA3012 |  |
| CA3070 | CA3159 | CA3192 |  | CA3013 | Subsystems |
| CA3071 | CA3190*** | CA7607 | Preamplifiers | CA3014 | CA2111A |
| CA3072 | CA3202 | CA7611 | CA3036 | CA3043 | CA2136A |
| CA3121 | CA3210 |  | CA3048 | CA3075 | CA3013 |
| CA3126 | CA3223*** | Remote | CA3052 | CA3076 | CA3014 |
| CA3128** |  | Control |  | CA3088 | CA3075 |
| CA3137 | Sync/AGC | CA3035 |  | CA3089 | CA3089 |
| CA3145 | Circuits |  |  | CA3123 | CA3189 |
| CA3151 | CA3120 | Sound IF |  | CA3143 | CA3209 |
| CA3158 | CA3142 | CA1190 |  | CA3179 |  |
| CA3170 |  | CA1191 |  | CA3189 |  |
| CA3172 | Luminance | CA2111A |  | CA3199 |  |
| CA3194** | Processors | CA2136A |  | CA3209 |  |
| CA3201 | CA3135 | CA3011 |  |  |  |
| CA3217 | CA3143 | CA3012 |  | MOS/FET's |  |
| CA3221 | CA3144 | CA3013 | Single Gate 3N128 | $\begin{gathered} \hline \text { Dual Gate } \\ \text { 3N140 } \end{gathered}$ | Dual Gate Protected |
|  | CA3156 | CA3014 | 3N138 | 3N141 | 3N187 |
|  | Multiplex | CA3042 | 3N139 | 3N159 | 3N200 |
|  | Decoders | CA3065 | 3N142 | 40600 | 3N204 |
|  | CA758 | CA3134 | 3N143 | 40601 | 3N205 |
|  | CA1310A |  | 3N152 | 40602 | 3N206 |
|  | CA3090A | Tuning | 3N153 | 40603 | 3N211 |
|  | CA3195 | CA3140 | 3N154 | 40604 | 3N212 |
|  |  | CA3152 * | 40467A |  | 3N213 |
|  |  | CA3163 | 40468A |  | 40673 |
|  |  | CA3166 | 40559A |  | 40819 |
|  |  | CA3168 |  |  | 40820 |
|  |  | CA3199 |  |  | 40821 |
|  |  | CA3211 |  |  | 40822 |
|  |  |  |  |  | 40823 |
|  |  | Videodisc |  |  | 40841 |
|  |  | Circuits |  |  |  |
|  |  | CA2111A |  |  |  |
|  |  | CA3215 |  |  |  |

## Operating and Handling Considerations

Solid state devices are being designed into an increasing variety of electronic equipment because of their high standards of reliability and performance. However, it is essential that equipment designers be mindful of good engineering practices in the use of these devices to achieve the desired performance.

This Note summarizes important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of linear integrated circuits and MOS field-effect transistors.

The ratings included in RCA data bulletins are based on the Absolute Maximum Rating System, which is defined by the following Industry Standard (JEDEC) statement:

Absolute-Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute-maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supplyvoltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult RCA whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

## GENERAL CONSIDERATIONS

The design flexibility provided by integrated circuits and MOS/FET's makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurrence.

The small size of these devices provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the metal envelope. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

## TESTING PRECAUTIONS

In common with many electronic components, solid-state devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device resulting in destruction and/or possible shattering of the enclosure.

## MOUNTING

Integrated circuits are normally supplied with lead-tin plated leads to facilitate soldering into circuit boards. In those relatively few applications requiring welding of the device leads, rather than soldering, the devices may be obtained with gold or nickel plated Kovar leads.* It should be recognized that this type of plating will not provide complete protection against lead corrosion in the presence of high humidity and mechanical stress. The aluminum-foil-lined cardboard "sandwich pack" employed for static protection of the flat-pack also provides some additional protection against lead corrosion, and it is recommended that the devices be stored in this package until used.

When integrated circuits are welded onto printed circuit boards or equipment, the presence of moisture between the closely spaced terminals can result in conductive paths that may impair device performance in high-impedance applications. It is therefore recommended that conformal coatings or potting be provided as an added measure of protection against moisture penetration.

In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead and 16 -lead flat-packages, less than the lead thickness. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed-circuit board.

## MOS FIELD-EFFECT TRANSISTORS

Insulated-Gate Metal Oxide-Semiconductor Field-Effect Transistors (MOS FETs), like bipolar high-frequency transistors, are susceptible to gate insulation damage by the electrostatic discharge of energy through the devices. Electrostatic discharges can occur in an MOS FET if a type with an unprotected gate is picked up and the static charge, built in the handler's body capacitance, is discharged through the device. With proper handling and applications procedures, however, MOS transistors are currently being extensively used in production by numerous equipment manufacturers in military, industrial, and consumer applica-

[^0]
## Operating and Handiing Considerations

tions, with virtually no problems of damage due to electrostatic discharge.

In some MOS FETs, diodes are electrically connected between each insulated gate and the transistor's source. These diodes offer protection against static discharge and in-circuit transients without the need for external shorting mechanisms. MOS FETs which do not include gateprotection diodes can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs attached to the device by the vendor, or by the insertion into conductive material such as "ECCOSORB* LD26" or equivalent.
(NOTE: Polystyrene insulating "SNOW" is not sufficiently conductive and should not be used.)
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means, for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
[^1]
## SOLID STATE CHIPS

Solid state chips, unlike packaged devices, are nonhermetic devices, normally fragile and small in physical sizo, and therefore, require special handling considerations as follows:

1. Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
A. Storage temperature $40^{\circ} \mathrm{C}$ max.
B. Relative humidity, $50 \%$ max.
C. Clean, dust-free environment.
2. The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
3. During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical performance.
4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the relatively small insulating surfaces. In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

## Terms and Symbols


$V_{B E(s a t)}$
$v_{\text {(BR)CBO }}$
$V_{\text {(bR)Ces }}$
$V_{(B R) D I}$
$v_{(B R) R}$.
$V_{(B R) E B O}$
$v_{\text {(BR) GSSF }}$
$V_{\text {(BRIG1SSF }}$
$v_{\text {(BR) G2SSF }}$
$v_{\text {(BR)GSSR }}$
$V_{\text {(BR) G2SSR }}$
$\mathrm{v}_{\mathrm{CBO}}$
$\mathrm{v}_{\mathrm{CC}}$

| vco |
| :---: |
| $\mathrm{V}_{\text {CEO }}$ |
| $V_{\text {CEOIsus) }}$ |
| $\mathrm{v}_{\mathrm{ClO}}$ |
| $\mathrm{v}_{\text {CP }}$ |
| $\mathrm{V}_{\text {DD }}$ |


| $V_{\text {DG }}$ | drain-to-gate voltage (singlegate types) | OH |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {DG1 }}$ | drain-to-gate-No. 1 voltage (dual-gate types) |  |
| $V_{\text {DG2 }}$ | drain-to-gate-No 2 voltage (single-gate types) | $\begin{aligned} & \mathrm{v}_{\mathrm{OM}}{ }^{+} \\ & \mathrm{v}_{\mathrm{OM}} \end{aligned}$ |
| $\checkmark$ VIo | diode-to-substrate voltage | $\mathrm{V}_{\mathrm{OP}}$ |
| $V_{\text {DR }}$ | diode reverse voltage | $V_{\text {QPL }}$ |
| $V_{\text {DS }}$ | drain-to-source voltage |  |
| $V_{\text {EE }}$ | source voltage (the most negative supply voltage in a | $V_{\text {OPH }}$ |
|  | 3 -supply voltage system) | $V_{\text {REF }}$ |
| $V_{F}$ | dc forward voltage | $V_{\text {REG }}$ |
| $\Delta V_{F} / \Delta T$ | temperature coefficient of forward voltage drop | $V_{\text {RR }}$ |
| $\mathrm{V}_{\mathrm{GH}}$ | channel gate input voltage, high level | $\begin{aligned} & V_{T H} \\ & V_{Z} \end{aligned}$ |
| $\mathrm{v}_{\mathrm{GL}}$ | channel gate input voltage, low level | $Y_{\text {fs }}$ |
| $\mathrm{V}_{\text {GS }}$ | gate-to-source voltage |  |
| $\mathrm{V}_{\mathrm{GS}}{ }^{(T H)}$ | gate-to-source threshold voltage | $Y_{\text {is }}$ |
| $\mathrm{V}_{\mathrm{GS}}{ }^{(O f f)}$ | gate-to-source cutoff voltage (single-gate types) |  |
| $\mathrm{V}_{\text {G1S }}$ | gate-No.1-to-source voltage (dual-gate type) |  |
| $\mathrm{V}_{\mathrm{G} 1 \mathrm{~S}}(\mathrm{Off})$ | gate-No.1-to-source cutoff | $Y_{\text {os }}$ |

gate-No.2-to-source voltage (dual-gate types)
gate-No.2-to-source cutoff voltage (dual-gate types) input voltage
input limiting voltage common-mode input voltage range
input-voltage, low level
input-voltage, high level
input offset voltage
magnitude of input offset voltage
temperature coefficient of
magnitude of input offset
' voltage
temperature coefficient of input offset voltage drift positive input-offset-voltage sensitivity
negative input-offset-voltage sensitivity
average temperature coefficient of input-offset voltage
input limiting voltage (knee) protective diode knee voltage (protected gate types) output noise voltage output voltage dc supply voltage sensitivity dc supply voltage sensitivity open-loop output voltage swing
output voltage temperature coefficient
output voltage swing recovered af voltage
output voltage, low level; the voltage level at an output when the input logic conditions have been set to establish logic LOW output. output offset voltage output voltage, high level; the voltage level at an output when the input logic conditions have been set to establish a logic HIGH output. maximum output voltage maximum output voltage charge pump voltage charge pump input voltage, low level
charge-pump input voltage, high level
reference voltage
regulated supply voltage supply voltage rejection ratio
input threshold voltage zener voltage
magnitude of small-signal, common-source, shortcircuit forward transfer admittance (transadmittance) small-signal, common-source, short-circuit, input-admittance (conductance, real part of admittance; susceptance, imaginary part of admittance) small-signal, common-source, short-circuit, output admituance

## Terms and Symbols

$\left|Y_{r s}\right|$
$<Y_{r s}$

$1-)_{r s}$

$Z_{1}$
$Z_{O}$
$Z_{Z}$
$\phi$
$\phi$
$\eta$
$\phi L$
magnitude of small-signal, common-source, short-circuit, reverse transadmittance phase angle of small-signal, common-source, short-circuit, reverse transadmittance angle of reverse transadmittance, common-source circuit
input impedance output impedance zener impedance
phase angle
phase margin
efficiency
open-loop phase lag

Cross-Reference Directory for Linear Integrated Circuits
Industry
Type

AD301AH
AD301AN AD741H AD741N AD741CH
AD741CN AD2020 AMLM301AH AMLM301H AMLM307H
AMLM311H
Ам723нС
Ам723нм
AM741HC
AM741HM
AM747HC
AM748HC
AM1458H
AM1558H
HA1-2630
HA1-2650
HA1-2655
HA1-2720
HA2-2311-5
HA2-2520
HA2-2650
HA2-2655
HA2-2720
ITT1352N
ITT3064C
ITT3064N
ITT3065N

| LF156H | CA081T |
| :--- | :--- |
| LF356H | CA081CT |
| LF356J | CA081E |
| LM100 | CA3085E |
| LM124N | CA124E |
| LM139J | CA139F |
| LM139AN | CA139AE |
| LM139AJ | CA139AF |
| LM139N | CA139E |
| LM158AH | CA158AT |
| LM158AN | CA158AE |
| LM158AT | CA158AT |
| LM158N | CA158E |
| LM158P | CA158E |
| LM158T | CA158T |
| LM201AN | CA201AE |
| LM201AP | CA201AE |
| LM201AV | CA201AE |
| LM201H | CA201T |
| LM201N | CA201E |
| LM201T | CA201T |
| LM224N | CA224E |
| LM239AD | CA239AF |
| LM239AF | CA239AF |
| LM239AJ | CA239AF |
| LM239AN | CA239AE |
| LM239D | CA239F |
| LM239F | CA239F |
| LM239J | CA239F |
| LM239N | CA239E |
| LM258AH | CA258AT |

# Cross-Reference Directory for Linear Integrated CIrcults 

| Industry Type | RCA <br> Replacement Type | Industry Type | RCA <br> Replacement Type | Industry Type | RCA <br> Replacement Type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MC1747CG | CA747CT | SG748T | CA748T,LM748H | TL082CP | $\begin{aligned} & \text { CA082E } \\ & \text { CA082AE } \end{aligned}$ |
| MC1747G | CA747T | SG1458M | CA1458E,LM1458N | TL082ACP | CA082BE |
| MC1748CG | CA748CT,LM 748 CH | SG1458T | CA1458T,LM1458H | $\begin{aligned} & \text { TL082BCP } \\ & \text { TL083CN } \end{aligned}$ | $\begin{aligned} & \text { CA082BE } \\ & \text { CA083E } \end{aligned}$ |
| MC1748CP1 | CA748CE,LM748CN CA748T,LM748H | SG1558T SG2524N | CA1558T | $\begin{aligned} & \text { TL083CN } \\ & \text { TL083ACN } \end{aligned}$ | $\begin{aligned} & \text { CA083E } \\ & \text { CA083AE } \end{aligned}$ |
| MC1748G | CA748T,LM748H | SG2524N |  |  |  |
| MC3346P | CA3046 | SG3018T | CA3018 | $\begin{aligned} & \text { TL084ACN } \\ & \text { TL084CN } \end{aligned}$ | $\begin{aligned} & \text { CA084AE } \\ & \text { CA084E } \end{aligned}$ |
| MC3386P | CA3086 | SG3018AT | CA3018A | $\begin{aligned} & \text { TL084CN } \\ & \text { TL084BCN } \end{aligned}$ | CA084E CA084BE |
| MC34001BP | CA081AE | SG3058J | CA3058 | U5B7741312 | CA741T,LM741H |
| MC34001P | CA081E | SG3059J | CA3059 CA3079 | U5B7741393 | CA741CT,LM741CH |
| MC34002BP | CA082AE | SG3079 J | CA3079 |  |  |
| MC34002P | CA082E | SG3081N | CA3081 | U5B7748312 U5B7748393 | CA748T,LM748H CA748CT,LM748CH |
| MC3401P | CA3401E | SG3081J | CA3081F |  | CA723T,LM723H |
| NE555P | CA555CE,LM555CN | SG3082N | CA3082 | U5R7723312 | $\begin{aligned} & \text { CA723CT } \\ & \text { CA7 } \end{aligned}$ |
| NE555L | CA555CT,LM555CH | SG3082J | CA3082F | U5R7723393 <br> U6A7723393 | CA723CE,LM723CN |
| NE555T | CA555CT,LM555CH | SG3083J | CA3083F | U6A7723393 |  |
| NE555V | CA555CE,LM555CN | SG3401N | CA3401E | U9T7741393 | CA741CE,LM741CN CA2111AE |
| PM741J | CA741T,LM741H | SG3524N | CA3524E | ULN2111A | CA2111AE |
| PM741CJ | CA741CT,LM741CH | SN76115N | CA1310E | ULN2111N | CA2111AQ |
| PM747K | CA747 T | SN76116N | CA758E | ULN2114A | CA3072 |
| PM747CK | CA747CT | SN76242N | CA3070 | ULN2124A | CA3070 |
| RC555NB | CA555CE,LM555CN | SN76243AN | CA3071 | ULN2125A | CA3120E |
| RC555T | CA555CT,LM555CH | SN76264N | CA3072 | ULN2127A | CA3071 |
| RC723CN | LM723CN | SN76267N | CA3067 | ULN2129A | CA3075 |
| RC723DB | CA723CE,LM723CN | SN76298N | CA1398E | ULN2137A |  |
| RC723T | CA723CT,LM723CH | SN76564N | CA3064 | ULN2165A | CA3065 |
| RC1458NB | CA1458E,LM1458N | SN76565N | CA3064E | ULN2210A | CA1310E |
| RC1458T | CA1458T,LM1458T | SN76635N | CA3123E | ULN2212B | CA3012 |
| RC3401DB | CA3401E | SN76650N | CA1352E | ULN2262A | CA3126Q |
| RC741DB | CA741CE,LM741CN | SN76666N | CA3065 | ULN2264A | CA3064 |
| RC741NB | CA741CE,LM741CN | SN76675N | CA3075 | ULN2267A | CA306 |
| RC741T | CA741T,LM741H | SN76676P | CA3076 | ULN2269A | CA3121E |
| RC747DB | CA747CE | SN76689N | CA3089E, CA3189E | ULN2289A | CA3089E, CA3189E |
| RC747T | CA747T | SSS301AJ | CA301AT,LM301AH | ULN2298A | CA1398E |
| RM555T | CA555T,LM555H | SSS301AP | CA301AE,LM301AN | ULX2244A | CA758E |
| RM723T | CA723T, LM723H | SSS741CJ | CA741CT,LM741CH | $\mu \mathrm{A} 301 \mathrm{AH}$ | CA301AT,LM301 |
| RM741T | CA741T,LM741H | SSS1458J | CA1458T,LM1458H | $\mu \mathrm{A} 307 \mathrm{H}$ | CA307T,LM307H |
| RM747T | CA747T | SSS1558J | CA1558T,LM1558H | $\mu$ A307T | CA307E,LM307N |
| RM1558T | CA1558T, LM1558H | TDA2002V | CA2002 | $\mu \mathrm{A} 301 \mathrm{AT}$ $\mu \mathrm{A} 311 \mathrm{H}$ | CA311T, LM311H |
| SE555L | CA555T | TDA2002H | CA2002M | $\mu \mathrm{A} 311 \mathrm{~T}$ | CA311E,LM311N |
| SE555N | CA555E | TBB0747 | CA747CT M ${ }^{\text {CA748CT }}$ | $\mu$ A311T |  |
| SE555P | CA555E | TBB0748 | CA748CT,LM748CH | $\mu \mathrm{A} 555 \mathrm{HC}$ | CA555CT,LM555CH |
| SE555T | CA555T | TBB0748B | CA748CE,LM748CN | $\mu \mathrm{A} 555 \mathrm{HM}$ | CA555T |
| SFC2301A | CA301AT, LM301 AH | TBB1458B | CA1458E,LM1458N | $\mu$ A555TC | CA555CE,LM555CN CA3123E |
| SFC2301ADC | CA301 AE,LM301AN | TBC0747 | CA747T | $\mu$ A720PC | CA723CE,LM723CN |
| SFC2307 | CA307T, LM 307 H | TCA270 | CA270 | $\mu \mathrm{A} 723 \mathrm{CA}$ |  |
| SFC2311 | CA311T,LM311H | TDA3081N | CA3081 | $\mu \mathrm{A} 723 \mathrm{CL}$ | CA723CT,LM723CH |
| SFC2741C | CA741CT,LM741CH | TDA3082N | CA3082 | $\mu$ A723CN | CA723CE,LM723CN |
| SFC2741M | CA741T,LM741H | TDA3083N | CA3083 | $\mu \mathrm{A} 723 \mathrm{HC}$ | CA723CT,LM723CH |
| SFC2748DC | CA748CE, LM 748 CN | TDA7607 | CA7607E | $\mu \mathrm{A} 723 \mathrm{HM}$ | CA723T,LM723H |
| SFC2748C | CA748CT, LM748CH | TDA7611 | CA7611E LM723C | $\mu \mathrm{A} 723 \mathrm{MN}$ | CA723E,LM723N |
| SG301AN | CA301AE,LM301AN | TDB0 | CA723CT,LM723 | $\mu \mathrm{A} 723 \mathrm{ML}$ | CA723T,LM723H |
| SG301AT | CA301AT,LM301AH | TDB0723A | CA723CE,LM723CN | $\mu$ A723PC | CA723CE,LM723CN |
| SG307N | CA307E,LM307N | TDC0723 | CA723T,LM723H | $\mu \mathrm{A} 741 \mathrm{CN}$ | CA741CE,LM741CN |
| SG307T | CA307T,LM307H | TL080ML | CA080T | $\mu \mathrm{A} 71 \mathrm{CL}$ | CA741CT,LM741CH |
| SG311M | CA311E,LM311N | TL080AML | CA080AT | $\mu \mathrm{A} 741 \mathrm{CP}$ | CA741CE,LM741CN |
| SG311T | CA311T,LM311H | TL080CL | CA080CT | $\mu \mathrm{A} 741 \mathrm{CT}$ | CA741CE,LM741CN |
| SG723CN | CA723CE,LM723CN | TL080CP | CA080E | $\mu \mathrm{A} 741 \mathrm{HC}$ | CA741CT,LM741CH |
|  | CA723CT,LM723CH | TL080ACP | CA080AE, CA080BE | $\mu \mathrm{A} 741 \mathrm{HM}$ | CA741T,LM741H |
| SG723T | CA723T,LM723H | TL081ML | CA081T | $\mu \mathrm{A} 741 \mathrm{ML}$ | CA741T,LM741H |
| SG741CN | CA741CE,LM741CN | TL081AML | CA081AT | $\mu$ A741MN | CA741E,LM741N |
| SG741CT | CA741CT,LM741CH | TL081CL | CA081CT | $\mu \mathrm{A} 441 \mathrm{MP}$ | CA741E,LM741N |
| SG741T | CA741T,LM741H | TL081CP | CA081E | $\mu \mathrm{A} 741 \mathrm{PC}$ | CA741CE,LM741CN |
| SG747CN | CA747CE | TL081ACP | CA081AE | $\mu \mathrm{A} 746 \mathrm{PC}$ | CA3072 |
| SG747CT | CA747CT | TL081BCP | CA081BE | $\mu$ A747CA | CA747CE |
| SG747T | CA747T | TL082ML | CA082T | $\mu \mathrm{A} 47 \mathrm{CL}$ | CA747CT |
| SG748CN | CA748CE,LM748CN | TL082 | CA082CT | $\mu \mathrm{A} 447 \mathrm{CN}$ | CA747CE |
| SG748CT | CA748CT,LM748CH |  |  |  |  |

## Cross-Reference Directory for Linear Integrated Circuits

| Industry Type | RCA <br> Replacement Type | Industry Type | RCA <br> Replacement Type |
| :---: | :---: | :---: | :---: |
| $\mu \mathrm{A} 747 \mathrm{HC}$ | CA747CT | $\mu \mathrm{A} 3019 \mathrm{HM}$ | CA3019 |
| $\mu \mathrm{A} 747 \mathrm{HM}$ | CA747T | $\mu \mathrm{A} 3026 \mathrm{HM}$ | CA3026 |
| $\mu \mathrm{A} 74 \mathrm{ML}$ | CA747T | $\mu \mathrm{A} 3036 \mathrm{HM}$ | CA3036 |
| $\mu \mathrm{A} 747 \mathrm{MN}$ | CA747E | $\mu \mathrm{A} 3039 \mathrm{HM}$ | CA3039 |
| $\mu$ A747PC | CA747CE | $\mu \mathrm{A} 3045 \mathrm{DM}$ | CA3045, CA3045F |
| $\mu \mathrm{A} 747 \mathrm{~A}$ | CA747E | $\mu$ A3046DC | CA3046 |
| $\mu \mathrm{A} 748 \mathrm{CL}$ | CA748CT, LM748CH | $\mu \mathrm{A} 3054 \mathrm{PC}$ | CA3054 |
| $\mu \mathrm{A} 748 \mathrm{CN}$ | CA748CE,LM748CN | $\mu \mathrm{A} 3064 \mathrm{HC}$ | CA3064 |
| $\mu \mathrm{A} 748 \mathrm{CP}$ | CA748CE,LM748CN | $\mu \mathrm{A} 3064 \mathrm{PC}$ | CA3064E |
| $\mu \mathrm{A} 748 \mathrm{CT}$ | CA748CT,LM748CH | $\mu \mathrm{A} 3065 \mathrm{PC}$ | CA3065 |
| $\mu \mathrm{A} 748 \mathrm{HC}$ | CA748CT,LM748CH | $\mu \mathrm{A} 3066 \mathrm{PC}$ | CA3066 |
| $\mu \mathrm{A} 748 \mathrm{HM}$ | CA748T,LM748H | $\mu \mathrm{A} 3075 \mathrm{PC}$ | CA3075 |
| $\mu \mathrm{A} 748 \mathrm{ML}$ | CA748T,LM748H | $\mu \mathrm{A} 3086 \mathrm{DC}$ | CA3086F |
| $\mu \mathrm{A} 748 \mathrm{MN}$ | CA748E,LM748N | $\mu \mathrm{A} 3089 \mathrm{E}$ | CA3089E, CA3189E |
| $\mu$ A748MP | CA748E,LM748N | $\mu \mathrm{A} 401 \mathrm{P}$ | CA3401E |
| $\mu \mathrm{A} 748 \mathrm{~T}$ | CA748E,LM748N | $\mu \mathrm{PC} 151 \mathrm{~A}$ | CA741CT,LM741CH |
| $\mu$ A748TC | CA748CE,LM748CN | $\mu \mathrm{PC} 151 \mathrm{C}$ | CA741CE,LM741CN |
| $\mu$ A758PC | CA758E | $\mu \mathrm{PC} 157 \mathrm{~A}$ | CA301AT,LM301AH |
| $\mu$ A780PC | CA3070 | $\mu \mathrm{PC} 157 \mathrm{C}$ | CA301AE,LM301AN |
| $\mu$ A781PC | CA3071 | $\mu \mathrm{PC} 251 \mathrm{~A}$ | CA747CT |
| $\mu$ A787PC | CA3126Q | $\mu \mathrm{PC} 251 \mathrm{C}$ | CA747CE |
| $\mu \mathrm{A1391}$ T | CA1391E | $\mu \mathrm{PC} 301 \mathrm{AC}$ | CA301AE,LM301AN |
| $\mu \mathrm{A} 1394 \mathrm{~T}$ | CA1394E | $\mu \mathrm{PC} 311 \mathrm{C}$ | CA311E,LM311N |
| $\mu \mathrm{A} 1458 \mathrm{HC}$ | CA1458T,LM1458H | $\mu \mathrm{PC} 324 \mathrm{C}$ | CA324E,LM324N |
| $\mu \mathrm{A} 1458 \mathrm{TC}$ | CA1458E,LM1458N | $\mu \mathrm{PC} 339 \mathrm{C}$ | CA339E,LM339N |
| $\mu \mathrm{A1558HM}$ | CA1558T | $\mu \mathrm{PC741C}$ | CA741CE,LM741CN |
| $\mu$ A3018HM | CA3018 | $\mu \mathrm{PC} 1458 \mathrm{C}$ | CA1458E,LM1458N |
| $\mu$ A3018AHM | CA3018A |  |  |

## LM Branded Linear IC's

RCA supplies the following Linear IC's branded with the industry standard "LM" Brand. Technical Data on LM Branded types is identical to the corresponding CA Branded types. See chart below.

| Type | Equivalent <br> CA Type | Data <br> Bulletin <br> File No. | Page |
| :--- | :--- | :---: | :---: |
| LM1458H | CA1458T | 531 | 38 |
| LM1458N | CA1458E | 531 | 38 |
| LM1558H | CA1558T | 531 | 38 |
| LM201H | CA201T | 786 | 28 |
| LM2901N | $*$ |  |  |
| LM2902N | CA2904E | 1019 | 38 |
| LM2904N | CA301AT | 786 | 28 |
| LM301AH | CA301AE | 786 | 28 |
| LM301AN | CA307T | 785 | 34 |
| LM307H | CA307E | 785 | 34 |
| LM307N | CA311T | 797 | 270 |
| LM311H | CA311E | 797 | 270 |
| LM311N | CA324E | 796 | 104 |
| LM324N | CA333AE | 795 | 301 |
| LM3302N | LM339AN |  |  |


| Type | Equivalent <br> CA Type | Data <br> Bulletin <br> File No. | Page |
| :--- | :--- | :---: | :---: |
| LM339N | CA339E | 795 | 301 |
| LM358N | CA358E | 1019 | 98 |
| LM555CH | CA555CT | 834 | 653 |
| LM555CN | CA555CE | 834 | 653 |
| LM723CH | CA723CT | 788 | 520 |
| LM723CN | CA723CE | 788 | 520 |
| LM723H | CA723T | 788 | 520 |
| LM723N | CA723E | 788 | 520 |
| LM741CH | CA741CT | 531 | 38 |
| LM741CN | CA741CE | 531 | 38 |
| LM741H | CA741T | 531 | 38 |
| LM741N | CA741E | 531 | 38 |
| LM748CH | CA748CT | 531 | 38 |
| LM748CN | CA748CE | 531 | 38 |
| LM748H | CA778T | 531 | 38 |
| LM748N | CA748E | 531 | 38 |

*No CA Branded part type conforms to industry standard data

## The EVP option

For systems designers, the key to cost-effective device procurement is often found in determining the right level of reliability. How much reliability? At what cost?
For semiconductor manufacturer and user alike, the answer has always been the same. As much reliability as the application requires at the lowest practical cost.
The screening programs of RCA employ this philosophy to achieve Linear IC reliability goals in both standard product and military high-reliability product.
As both integrated circuits and their application become more complex, an increasing number of linear IC users find the cost-effective answer to reliability requirements in a new level of reliability screening. One which for the intended use, is more effective than standard product but does not involve the higher costs required to achieve military reliability levels.
This new cost-effective approach to enhanced commercial reliability is provided by the RCA Extra Value Program.
The Extra Value Program adds a burn-in and additional testing to the comprehensive realtime controls and test procedures carried out on standard plastic and TO-5-style product. The enhanced product of the Extra Value Program achieves AQL levels as shown in the chart below.

| TEST | EVP PRODUCT |
| :--- | :--- |
| $100 \%$ High-Temperature Continuity or <br> Functional Test at $100^{\circ} \mathrm{C}$ | Plastic-package types only |
| Sample Leak Test | TO-5-style package types only; <br> Gross leak rate $=1 \times 10-5$ <br> Atm.cc/sec. max.; <br> Fine leak rate $=5 \times 10-8$ <br> Atm.cc/sec. max. |
| $100 \%$ Burn-In | 160 Hrs. Min. at $125^{\circ} \mathrm{C}$ <br> per MIL-STD. 883 A |
| Method 1015.1 |  |

## Linear Integrated Circuits

## PROCESS FLOW CHART

STANDARD PRODUCT SCREENS

(1) Epoxy mount and cure; ultrasonic aluminum wire bond on TO-5-style or thermosonic gold-wire bond on plastic types; encapsulate in TO-5-style or plastic dual-in-line package.
(2) Stabilization bake 6 hours at $175^{\circ} \mathrm{C}$ for plastic-package types, 16 hours at $200^{\circ} \mathrm{C}$ for TO-5-style types.
(3) Gross leak rate of $1 \times 10-5 \mathrm{Atm} . \mathrm{cc} / \mathrm{sec}$ max. and fine leak rate of $5 \times 10-8 \mathrm{Atm} . \mathrm{cc} / \mathrm{sec}$ max.
(4) High-temperature (i.e., heat-pipe, hot-rail) test
(a) automatic test for continuity on each terminal at $100^{\circ} \mathrm{C}$ for array types.
(b) continuity or functional gain test at $100^{\circ} \mathrm{C}$ for op-amps, comparators, and voltage regulators.
(5) $100 \%$ dc test before and after burn-in per MIL-STD-883A Method 1015.1
(6) Brand EVP product surviving both Enhancement Screens with Standard Type Number plus blue dot.

## The extra value of burn-in

Quality relates to the percentage of defective units at "time zero". It is a measure of devices dead-on-arrival (DOA). While the total absence of even a single defective unit in any lot of devices received from the semiconductor manufacturer may be the ideal goal, it is an impractical one.
Testing experience and a complete understanding of failure mechanisms tell us that every increment of improvement over the standard $0.65 \%$ AQL carries a price tag which becomes disproportionately high relative to the number of line rejects it will eliminate.
Application experience shows that the simple reduction of AQL does in no way guarantee an improvement in field-failure rates.
Reliability, in contrast to the zero-time aspects of quality, is a measure of the maintenance of quality through time in actual system environment.
Component burn-in is effective in screening out temperature- and time-dependent mechanisms that would normally escape detection under a $100 \%$ final electrical test.
Thus, the Extra Value Program offers greater cost effectiveness in achieving field reliability than any program which relies solely on reduced outgoing or incoming inspection levels.
The basic theory of byrn-in and the type of improvement which can be expected through reduced device infant mortality is depicted in the chart below.


| EVP SCREENING | ORDERING INFORMATION |  |  |
| :--- | :---: | :---: | :---: |
| Burn-In Time - 160 Hrs. Min. <br> Burn-In Temperature $-125^{\circ} \mathrm{C}$ | Package <br> Type | Standard <br> Type No. | Extra Value <br> Type No. |
| Hot Continulty Test <br> Temperature $-100^{\circ} \mathrm{C}$ | Plastic <br> Dual-In-Line | CA741E | CA741EX |
|  | TO-5 <br> Style | CA3140T | CA3140TX |



## Operational Amplifiers Technical Data



| Variable | Page |
| :---: | :---: |
| High Current CA3094. | 213 |
| Micropower |  |
| CA3060. | 224 |
| СА3078 | 237 |
| CA3080 | 245 |
| CA3440* | 254 |
| CA6078A | 79 |
| Dual Unit |  |

## *BIMOS types

- Low-noise versions of CA741 and CA3078
Op Amp, Comparator, and OTA
Seiection Chart ..... Pages 24 - 27


## Op-Amp, Comparator, and OTA Selection Chart

| Type \# | Description | Basic Ratings |  |  | Input Characteristics @ $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Compens. Internal External | $\mathbf{V}^{+}, \mathbf{V}^{-}$ Max. V | $\begin{gathered} \mathrm{I}_{\mathrm{S}} \\ \text { Max. } \end{gathered}$ nA | $\begin{gathered} V_{10} \\ \mathrm{Max.} . \\ \mathrm{mV} \end{gathered}$ | $\begin{gathered} I_{B} \\ \text { Max. } \\ \mathrm{nA} \end{gathered}$ | $\begin{gathered} I_{10} \\ \operatorname{Max} . \\ \text { nA } \end{gathered}$ | $\begin{gathered} V_{\text {ICR }} \\ \text { (Plus) } \\ V \end{gathered}$ | VICR (MInus) $\mathbf{V}$ |  |
| CA080E |  | E | $\pm 18$ | 2.8 | 15 | . 050 | . 030 | 10 | 10 |  |
| CA080T-S |  | E | $\pm 18$ | 2.8 | 6 | . 040 | . 020 | 12 | 12 |  |
| CA080AE | Single BiMOS Op-Amp with | E | $\pm 18$ | 2.8 | 6 | . 040 | . 020 | 12 | 12 |  |
| CA080AT-S | High Slew Rate | E | $\pm 18$ | 2.8 | 3 | . 040 | . 020 | 12 | 12 |  |
| CA080BE |  | E | $\pm 18$ | 2.8 | 3 | . 030 | . 010 | 12 | 12 |  |
| CA080CT-S |  | E | $\pm 18$ | 2.8 | 15 | . 050 | . 030 | 10 | 10 |  |
| CA081E |  | I, E | $\pm 18$ | 2.8 | 15 | . 050 | . 030 | 10 | 10 |  |
| CA081T-S |  | I, E | $\pm 18$ | 2.8 | 6 | . 040 | . 020 | 12 | 12 |  |
| CA081AE | Op-Amp with | I, E | $\pm 18$ | 2.8 | 6 | . 040 | . 020 | 12 | 12 |  |
| CA081AT-S | Op-Amp with <br> High Slew Rate | I, E | $\pm 18$ | 2.8 | 3 | . 040 | . 020 | 12 | 12 |  |
| CA081BE | High Slew Rate | I, E | $\pm 18$ | 2.8 | 3 | . 030 | . 010 | 12 | 12 |  |
| CA081CT-S |  | I, E | $\pm 18$ | 2.8 | 15 | . 050 | . 030 | 10 | 10 |  |
| CA082E |  | I | $\pm 18$ | 5.6 | 15 | . 050 | 030 | 10 | 10 |  |
| CA082T-S |  | 1 | $\pm 18$ | 5.6 | 6 | . 040 | 020 | 12 | 12 |  |
| CA082AE | Dual BiMOS Op-Amp with | 1 | $\pm 18$ | 5.6 | 6 | . 040 | 020 | 12 | 12 |  |
| CA082AT-S | High Slew Rate | 1 | $\pm 18$ | 5.6 | 3 | . 040 | 020 | 12 | 12 |  |
| CA082BE |  | 1 | $\pm 18$ | 5.6 | 3 | . 030 | . 010 | 12 | 12 |  |
| CA082CT-S |  | 1 | $\pm 18$ | 5.6 | 15 | . 050 | . 030 | 10 | 10 |  |
| CA083E | Dual BiMOS | 1 | $\pm 18$ | 5.6 | 15 | . 050 | . 030 | 10 | 10 |  |
| CA083AE | Op-Amp with | 1 | $\pm 18$ | 5.6 | 6 | . 040 | . 020 | 12 | 12 |  |
| CA083BE | High Slew Rate | 1 | $\pm 18$ | 5.6 | 3 | . 030 | . 010 | 12 | 12 |  |
| CA084E |  | 1 | $\pm 18$ | 11.2 | 15 | . 050 | . 030 | 10 | 10 |  |
| CA084AE | High Slew Rate | 1 | $\pm 18$ | 11.2 | 6 | . 040 | . 020 | 12 | 12 |  |
| CA084BE | High Slew Rate | 1 | $\pm 18$ | 11.2 | 3 | . 030 | . 010 | 12 | 12 |  |
| CA101 | General Purpose Op-Amp | E | $\pm 22$ | 3.0 | 5.0 | 500 | 200 | 12 | 12 |  |
| CA124 ${ }^{17}$ | Quad Op-Amp | 1 | $\pm 16$ | 8 | 5 | 150 | 30 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA139 ${ }^{1 /}$ | Quad Volt Comparator | NA | $\pm 18$ | 8 | 5 | 100 | 25 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA139A ${ }^{11}$ | Quad Volt-Comparator | NA | $\pm 18$ | 8 | 2 | 100 | 25 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA158 | Dual Op-Amp-General Purpose | E | $\pm 16$ | 3 | 5 | 150 | 30 | $\mathrm{V}^{\ddagger}-1.5$ | 0 |  |
| $\text { CA158A }{ }^{11}$ | Dual Op-Amp-General Purpose | E | $\pm 16$ | 3 | 2 | 50 | 10 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA201 | General Purpose Op-Amp | E | $\pm 22$ | 3 | 7.5 | 1,500 | 500 | 12 | 12 |  |
| CA224 ${ }^{11}$ | Quad Op Amp |  | $\pm 16$ | 8 | 7 | 250 | 50 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA239 ${ }^{17}$ | Quad Volt Comparator | NA | $\pm 18$ | 8 | 5 | 250 | 50 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| $\text { CA258 }{ }^{1}$ | Dual Op-Amp-General Purpose | E | $\pm 16$ | 3 | $5$ | 150 | 30 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA258A ${ }^{11}$ | Dual Op-Amp-General Purpose | E | $\pm 16$ | 3 | 3 | 80 | 15 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA301A | General Purpose Op-Amp | E | $\pm 18$ | 3 | 7.5 | 250 | 50 | 12 | 12 |  |
| CA307 | Genteral Purpose Op-Amp | 1 | $\pm 18$ | 3 | 7.5 | 300 | 50 | 12 | 12 |  |
| CA311 | Single Volt Comparator | NA | $\pm 18$ | 8 | 7.5 | 250 | 50 | 14 | 14 |  |
| CA324 ${ }^{17}$ | Quad Op-Amp | I | $\pm 16$ | 8 | 7 | 250 | 50 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA339 ${ }^{17}$ | Quad Voltage Comparator | NA | $\pm 18$ | 8 | 5 | 250 | 50 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA339A ${ }^{11}$ | Quad Voltage Comparator | NA | $\pm 18$ | 8 | 2 | 250 | 50 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA358" | Dual Op-Amp General Purpose | E | $\pm 16$ | 3 | 7 | 250 | 50 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| $\text { CA358 }{ }^{11}$ | Dual Op-Amp General Purpose | E | $\pm 16$ | 3 | 3 | 100 | 30 | $\mathrm{V}^{+}-1.5$ | 0 |  |
| CA741 | Single-General Purpose Op-Amp | 1 | $\pm 22$ | 2.8 | 5 | 500 | 200 | 12 | 12 |  |
| CA741C | Single-General Purpose Op-Amp | 1 | $\pm 18$ | 2.8 | 6 | 500 | 200 | 12 | 12 |  |
| CA747 | Dual 741 | 1 | $\pm 22$ | 5.6 | 5 | 500 | 200 | 12 | 12 |  |
| CA747C | Dual 741 | 1 | $\pm 18$ | 5.6 | 6 | 500 | 200 | 12 | 12 |  |
| CA748 | Single-General Purpose Op-Amp | E | $\pm 22$ | 2.8 | 5 | 500 | 200 | 12 | 12 |  |
| CA748C | Single-General Purpose Op-Amp | E | $\pm 18$ | 2.8 | 6 | 500 | 200 | 12 | 12 |  |
| CA1458 | Dual 748 | 1 | $\pm 18$ | 5.6 | 6 | 500 | 200 | 12 | 12 |  |
| CA1558 | Dual 748 |  | $\pm 22$ | 5.6 | 5 | 500 | 200 | 12 | 12 |  |
| CA3008 | General Purpose Op-Amp | E | $\pm 8$ | 9 | 5 | 12,000 | 5,000 | . 50 | 4 |  |
| CA3008A | General Purpose Op-Amp | E | $\pm 8$ | 9 | 2 | 4,000 | 1,500 | . 50 | 4 |  |
| CA3010 | General Purpose Op-Amp | E | $\pm 8$ | 9 | 5 | 12,000 | 5,000 | . 50 | 4 |  |
| CA3010A | General Purpose Op-Amp | E | $\pm 8$ | 9 | 2 | 4,000 | 5,000 | . 50 | 4 |  |
| CA3015 | General Purpose Op-Amp | E | $\pm 16$ | 21 | 5 | 24,000 | 5,000 | . 65 | 8 |  |
| CA3016 | General Purpose Op-Amp | E | $\pm 16$ | 21 | 5 | 24,000 | 5,000 | . 65 | 8 |  |
| CA3029 | General Purpose Op-Amp | E | $\pm 8$ | 9 | 5 | 12,000 | 5,000 | . 50 | 4 |  |
| CA3029A | General Purpose Op-Amp | E | $\pm 8$ | 9 | 2 | 4,000 | 1,500 | . 50 | 4 |  |
| CA3030 | General Purpose Op-Amp | E | $\pm 16$ | 21 | 5 | 24,000 | 5,000 | . 65 | 8 |  |
| CA3030A | General Purpose Op-Amp | E | $\pm 16$ | 21 | 2 | 6,000 | 1,600 | . 65 | 8 |  |
| CA3037 | General Purpose Op-Amp | E | $\pm 8$ | 9 | 5 | 12,000 | 5,000 | . 50 | 4 |  |
| CA3037A | General Purpose Op-Amp | E | $\pm 16$ | 9 | 2 | 4,000 | 1,500 | . 50 | 4 |  |
| CA3038 | General Purpose Op-Amp | E | $\pm 16$ | 21 | 5 | 24,000 | 5,000 | . 65 | 8 |  |
| CA3038A | General Purpose Op-Amp | E | $\pm 16$ | 21 | 2 | 6,000 | 1,600 | 65 | 8 |  |
| CA3060D | OTA - Triple Amplifier | E | $\pm 7$ | 3.6 | 5 | , 5,000 | 1,000 | 4.3 | 5 |  |
| CA3060AD | and Array | E | $\pm 18$ | 3.6 | 5 | $\bigcirc 5,000$ | 1,000 | 12 | 12 |  |
| CA3060BD | $\mathrm{I}_{\text {ABC }}=100 \mu \mathrm{~A}$ | E | $\pm 18$ | 3.6 | 5 | 5,000 | 1,000 | 12 | 12 |  |
| CA3060E | $\mathrm{I}_{\mathrm{ABC}}=100 \mu \mathrm{~A}$ | E | $\pm 18$ | 3.6 | 5 | 5,000 | 1,000 | 12 | 12 |  |


| Output Characteristics |  |  |  | AC Characteristics@ $\mathbf{2 5}^{\circ} \mathrm{C}$ |  |  | Package Characteristics ${ }^{4}$ |  | Page \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {OUT }}{ }^{5}$ Min. V | $\begin{aligned} & \text { Vout-5 } \\ & \text { Min. } \\ & \mathbf{V} \end{aligned}$ | $R_{L}$ for $V_{\text {out }}$ OHMS | $\begin{aligned} & \hline \text { AOL' } \\ & \text { Min } \\ & \mathbf{V} / \mathbf{V} \end{aligned}$ | $\begin{aligned} & \mathbf{B W}^{2} \\ & \text { Typ } \\ & \text { MHz } \end{aligned}$ | $\begin{gathered} \text { Slew Rate }^{2} \\ \text { Typ } \\ \text { V/ } \mu \mathrm{s} \\ \hline \end{gathered}$ | Temp ${ }^{3}$ Range IMC | Plastic Ceramic | $\begin{gathered} \text { TO5 } \\ \text { Metal CAN } \\ \hline \end{gathered}$ |  |
| $24 \mathrm{~V}_{\mathrm{pp}}$ | $24 \mathrm{~V}_{\mathrm{pp}}$ | 10K | 25K | 5 | 13 | C | 8E |  |  |
| 24 Vpp | 24 Vpp | 10K | 50K | 5 | 13 | M |  | 8T, 8S |  |
| $24 \mathrm{~V}_{\mathrm{p}}$ | 24 Vpp | 10K | 50K | 5 | 13 | C | 8 EE |  | 83 |
| $24 \mathrm{~V}_{\mathrm{pp}}$ | 24 Vpp | 10K | 50K | 5 | 13 | M | 8E |  |  |
| $24 \mathrm{~V}_{\mathrm{pp}}$ | 24 Vpp | 10K | 50K | 5 | 13 | C |  | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| $24 \mathrm{~V}_{\mathrm{pp}}$ | 24 V pp | 10K | 25K | 5 | 13 | C | 8E |  |  |
| 24 Vpp | 24 Vpp | 10K | 25 K | 5 | 13 | C |  | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| 24 Vpp | 24 Vpp | 10K | 50K | 5 | 13 | M |  | $8 \mathrm{~T}, \mathrm{8S}$ |  |
| 24 Vpp | 24 Vpp | 10K | 50K | 5 | 13 | C | 8 E |  | 83 |
| 24 Vpp | $24 \mathrm{~V}_{\mathrm{pp}}$ | 10K | 50K | 5 | 13 | M |  | 8T, 8S |  |
| 24 Vpp | 24 Vpp | 10K | 50K | 5 | 13 | C | 8 E |  |  |
| $24 \mathrm{~V}_{\mathrm{pp}}$ | $24 \mathrm{~V}_{\mathrm{pp}}$ | 10K | 25K | 5 | 13 | C |  | 8T, 8S |  |
| 24 Vpp | 24 Vpp | 10K | 25K | 5 | 13 | C | 8E |  |  |
| 24 Vpp | $24 \mathrm{~V}_{\mathrm{pp}}$ | 10K | 50K | 5 | 13 | M |  | 8T, 8S |  |
| 24 Vpp | 24 Vpp | 10K | 50 K | 5 | 13 | C | 8 E |  | 83 |
| 24 Vpp | $24 \mathrm{~V}_{\text {pp }}$ | 10K | 50K | 5 | 13 | M |  | 8T, 8S |  |
| 24 Vpp | 24 Vpp | 10K | 50K | 5 | 13 | C | 8E |  |  |
| 24 Vpp | $24 \mathrm{~V}_{\mathrm{pp}}$ | 10K | 25K | 5 | 13 | C |  | 8T, 8S |  |
| $24 \mathrm{~V}_{\mathrm{pp}}$ | 24 Vpp | 10K | 25 K | 5 | 13 | C | 14 E |  |  |
| 24 Vpp | 24 Vpp | 10K | 50 K | 5 | 13 | C | 14E |  | 83 |
| 24 Vpp | 24 Vpp | 10K | 50K | 5 | 13 | C | 14E |  |  |
| 24 Vpp | 24 Vpp | 10K | 25K | 5 | 13 | C | 14 E |  |  |
| 24 Vpp | $24 \mathrm{~V}_{\text {pp }}$ | 10K | 50K | 5 | 13 | C | 14 E |  | 83 |
| 24 Vpp | 24 V pp | 10K | 50K | 5 | 13 | C | 14E |  |  |
| 10 | 10 | 2K | 50K | 1.0 | 10 non comp | M | 8 E | 8T, 8S | 28 |
| $\mathrm{V}^{+}-1.5 \mathrm{~V}$ | 0 | 2K | 50K | 1.0 | . 5 | M | 14 E |  | 104 |
| $\begin{aligned} & \mathrm{V}_{\mathrm{SAT}}=.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SAT}}=.5 \mathrm{~V} \end{aligned}$ |  | 5.1 K | 50K | $\mathrm{t}_{\mathrm{f}}=300 \mathrm{~ns}$ | $\mathrm{t}_{\mathrm{t}}=1.3 \mu \mathrm{~s}$ | M | 14 E |  | 301 |
|  |  | 5.1K | 50K | $\mathrm{t}_{\mathrm{t}}=300 \mathrm{~ns}$ | $\mathrm{t}_{1}=1.3 \mu \mathrm{~s}$ | M | 14E |  | 301 |
| $\mathrm{V}^{+}-1.5 \mathrm{~V}$ | 0 | 2K | 50K | 1.0 | . 5 | M | 8 E | $8 \mathrm{C}, 8 \mathrm{~S}$ | 93 |
| $\mathrm{V}^{+}-1.5 \mathrm{~V}$ | 0 | 2 K | 50K | 1.0 | . 5 | M | 8E | 8T, 8S |  |
| +10 | +10 | 2K | 20K | 1.0 | 10 non comp | C | 8 E | $8 \mathrm{~T}, 8 \mathrm{~S}$ | 28 |
| $\mathrm{V}^{+}-1.5 \mathrm{~V}$ | 0 | 2 K | 25K | 1.0 | . 5 | $!$ | 14 E |  | 104 |
| $\mathrm{V}_{\text {SAT }}=.5 \mathrm{~V}$ |  | 2K | 50K | $\mathrm{t}_{\mathrm{r}}=300 \mathrm{~ns}$ | $\mathrm{t}_{\mathrm{i}}=1.3 \mu \mathrm{~s}$ | 1 | 14E |  | 301 |
| $\mathrm{V}^{+}-1.5 \mathrm{~V}$ | 0 | 2K | 50K | 1.0 | . 5 | 1 | 8E | 8 C , 8S | 93 |
| $\mathrm{V}^{+}-1.5 \mathrm{~V}$ | 0 | 2K | 50K | 1.0 | . 5 | 1 | 8E | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| +10 | -10 | 2K | 25K | 1.0 | 10 non comp | C | 8 E | 8T, 8 S | 28 |
| $+10$ | -10 | 2K | 25K | 2 | . 5 | C | 8E | 8T, 8S | 34 |
| $\mathrm{V}_{\text {SAI }}=1.5 \mathrm{~V}$ |  | 5K | 200K | Response time 200 ns |  | C | 8 E | 8T, 8S | 270 |
| $\mathrm{V}^{+}-1.5 \mathrm{~V}$ | 0 | 2K | 25 K | 1.0 | . 5 | C | 14 E |  | 104 |
| $\begin{aligned} & V_{S A T}=.5 \mathrm{~V} \\ & V_{S A T}=.5 \mathrm{~V} \end{aligned}$ |  | 2 K | 50 K 50 K | $\mathrm{t}_{\mathrm{t}}=300 \mathrm{~ns}$ $\mathrm{t}_{\mathrm{t}}=300 \mathrm{~ns}$ | $\mathrm{t}_{1}=1.3 \mu \mathrm{~s}$ $\mathrm{t}_{\mathrm{t}}=1.3 \mu \mathrm{~s}$ | $\mathrm{C}$ | $\begin{aligned} & 14 \mathrm{E} \\ & 14 \mathrm{E} \end{aligned}$ |  | 301 |
|  |  | 2K | 50K | $\mathrm{t}_{\mathrm{r}}=300 \mathrm{~ns}$ | $\mathrm{t}_{\mathrm{t}}=1.3 \mu \mathrm{~s}$ | C | 8E | 8T, 8S | 93 |
| $\mathrm{V}^{+}-1.5 \mathrm{~V}$ | 0 | 2K | 25K | 1.0 | . 5 | C | 8 E | 8T, 8S |  |
| 10 | -10 | 2K | 50K | 1.0 | . 5 | M | 8 E | 8T, 8S | 38 |
| 10 | -10 | 2K | 20K | 1.0 | . 5 | C | 8E | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| 10 | -10 | 2K | 50K | 1.0 | . 5 | M | 14E | 10 T | 38 |
| 10 | -10 | 2K | 20 K | 1.0 | . 5 | C | 14E | 10 T |  |
| 10 | -10 | 2K | 50K | 1.0 | . 5 | M | 8 E | $8 \mathrm{~T}, 8 \mathrm{~S}$ | 38 |
| 10 | -10 | 2K | 20K | 1.0 | . 5 | C | 8 E | 8T, 8S |  |
| 10 | -10 | 2K | 20K | 1.0 | . 5 | C | 8 E | 8T, 8S | 38 |
| 10 | -10 | 2K | 50K | 1.0 | . 5 | M | 8E | 8T, 8S | 38 |
| 2 | -2 | 2 K | .7K | $.20{ }^{10}$ | 3 | M | 14 K |  | 114 |
| 2 | -2 | 2K | . 7 K | $.20^{10}$ | 3 | M | 14K |  | 121 |
| 2 | -2 | 2K | 7K | $20^{10}$ | 3 | M |  | 12 T | 114 |
| 2 | -2 | 2K | 7K | $20^{10}$ | 3 | M |  | 12T | 121 |
| 6 | -6 | 2K | 2K | $20^{10}$ | 3 | M |  | 12 T | 114 |
| 6 | -6 | 2K | 2K | $20^{10}$ | 3 | M | 14K |  | 114 |
| 2 | -2 | 2K | . 7 K | $.20{ }^{10}$ | 7 | M | 14E | . | 114 |
| 2 | -2 | 2K | . 7 K | $.20{ }^{10}$ | 7 | C | 14E |  | 121 |
| 6 | - 6 | 2K | 2K | $.20{ }^{10}$ | 3 | C | 14E |  | 114 |
| 6 | -6 | 2K | 2K | . $20^{10}$ | 3 | C | 14E |  | 121 |
| 2 | -2 | 2K | .7K | $.20{ }^{10}$ | 7 | C | 14D |  | 114 |
| 2 | -2 | 2K | .7K | $.20{ }^{10}$ | 7 | M | 14D |  | 121 |
| 6 | -6 | 2K | 2K | $.20{ }^{10}$ | 3 | M | 14D |  | 114 |
| 6 | -6 | 2K | 2K | $.20{ }^{10}$ | 3 | M | 14D |  | 121 |
| 4.6 | -5.8 | $\infty$ | $\mathrm{gm}=30 \mu \mathrm{mho}$ | . 110 | 8 | M | 16 D |  | 224 |
| 12 | -12 | $\infty$ | $\mathrm{gm}=30 \mu \mathrm{mho}$ | . 110 | 8 | M | 16D |  |  |
| 12 | -12 | $\infty$ | $\mathrm{gm}=30 \mu \mathrm{mho}$ | . 110 | 8 | M | 16D |  |  |
| 12 | -12 | $\infty$ | $g m=30 \mu \mathrm{mho}$ | . 110 | 8 | 1 | 16E |  |  |

## Op-Amp, Comparator, and OTA Selection Chart

| Type \# | Description | Basic Ratings |  |  | Input Characteristics @ $25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Compens. Internai External | V*, V <br> Max. <br> V | $\begin{gathered} \mathrm{I}_{\mathrm{S}} \\ \operatorname{Max} . \\ \mathrm{nA} \end{gathered}$ | $V_{10}$ Max mV |  | $\begin{gathered} \mathrm{Max}_{10} \\ \text { Max. } \end{gathered}$ | $\begin{gathered} V_{\text {ICA }} \\ \text { (Pius) } \\ V \end{gathered}$ | $\begin{aligned} & V_{I C R} \\ & \text { (Minus) } \\ & V \end{aligned}$ |  |
| CA3078 | Micropower Op Amp | E | $\pm 7$ | . 130 | 4.5 | 170 | 32 | 5 | 5 |  |
| CA3078A | Micropower Op-Amp | E | $\pm 18$ | . 025 | 3.5 | 12 | 2.5 | 5 | 5 |  |
| CA3080 | High Slew Rate OTA | E | $\pm 18$ | 1.2 | 5 | 5,000 | 600 | 12 | 12 |  |
| CA3080A | High Slew Rate OTA | E | $\pm 18$ | 1.2 | 2 | 5,000 | 600 | 12 | 12 |  |
| CA3094 | Programmable | E | $\pm 12$ | . 4 | 5 | 5,000 | 2,000 | 12 | 14 |  |
| CA3094A | Power Switch/Amplifier | E | $\pm 18$ | . 4 | 5 | 5,000 | 2,000 | 12 | 14 |  |
| CA3094B | (OTA) | E | $\pm 22$ | . 4 | 5 | 5,000 | 2,000 | 12 | 14 |  |
| CA3100 | Wideband BiMOS Op-Amp | E, I | $\pm 18$ | 10.5 | 5 | 2,000 | 400 | 12 | 12 |  |
| CA3130"1 | BiMOS Op-Amp with | E | $\pm 8$ | 15 | 15 | . 050 | . 030 | 10 | 0 |  |
| CA3130A ${ }^{11}$ | MOS Input and | E | $\pm 8$ | 15 | 5 | . 030 | . 020 | 10 | 0 |  |
| CA3130B ${ }^{11}$ | MOS Output | E | $\pm 8$ | 15 | 2 | . 020 | . 010 | 10 | 0 |  |
| CA3140 | BiMOS Op-Amp with | 1 | $\pm 18$ | 6 | 15 | . 050 | . 030 | 11 | 15 |  |
| CA3140A | MOS Input and | I | $\pm 18$ | 6 | 5 | . 030 | . 020 | 12 | 15 |  |
| CA3140B | Bipolar Output | 1 | $\pm 22$ | 6 | 2 | . 020 | . 010 | 12 | 15 |  |
| CA3160 ${ }^{11}$ | BiMOS Op-Amp with | I, E | $\pm 8$ | 15 | 15 | . 050 | . 030 | 10 | 0 |  |
| CA3160A ${ }^{11}$ | MOS Input and | I, E | $\pm 8$ | 15 | 5 | . 030 | . 020 | 10 | 0 |  |
| CA3160B ${ }^{11}$ | MOS Qutput | I, E | $\pm 8$ | 15 | 2 | . 020 | . 010 | 10 | 0 |  |
| CA3193 ${ }^{\text {8 }}$ | Precision - $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, Neg. Null | , | $\pm 18$ | 3.5 | 500 | 40 | 10 | 10 | 12 |  |
| CA3193A ${ }^{8}$ | Precision $-3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, Neg. Null | 1 | $\pm 18$ | 3.5 | . 200 | 20 | 5 | 10 | 12 |  |
| CA3193B ${ }^{8}$ | Precision $-2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Neg. Null | 1 | $\pm 22$ | 3.5 | . 075 | 15 | 3 | 10 | 12 |  |
| CA3240 | Dual BiMOS Op-Amp | 1 | $\pm 18$ | 12 | 15 | . 050 | . 030 | 11 | 15 |  |
| CA3240A | With MOS Input and Bipolar Output | 1 | $\pm 18$ | 12 | 5 | 040 | . 020 | 12 | 15 |  |
| CA3260 ${ }^{11}$ | Dual BiMOS Op Amp | I | $\pm 8$ |  | 15 |  |  |  |  |  |
| CA3260A ${ }^{11}$ | With MOS Input | 1 | $\pm 8$ | 15.5 | 5 | . 030 | . 020 | 10 | 0 |  |
| CA3260B ${ }^{11}$ | and MOS Output | 1 | $\pm 8$ | 15.5 | 2 | . 020 | . 010 | 10 | 0 |  |
| CA3280 ${ }^{12}$ | Dual OTA | E | $\pm 18$ | 4.8 | 3.0 | 5,000 | 700 | 13 |  |  |
| CA3280A ${ }^{12}$ | Dual OTA | E | $\pm 18$ | 4.8 | 0.5 | 5,000 | 700 | 13 | $13$ |  |
| CA3290 | Dual $\quad$ ¢iMOS | NA | $\pm 18$ | 3 | 20 | . 050 | . 030 |  | $\mathrm{V}^{-}$ |  |
| CA3290A | Comparator with | NA | $\pm 18$ | 3 | 10 | . 040 | . 025 | $\mathrm{V}^{+}-3.8 \mathrm{~V}$ | $\mathrm{V}^{-}$ |  |
| CA3290B | MOS Input \& Bipolar Output | NA | $\pm 22$ | 3 | 6 | . 030 | . 020 | $\mathrm{V}^{+}-3.8 \mathrm{~V}$ | $\mathrm{V}^{-}$ |  |
| CA3401 | Quad Single Supply Op-Amp (Norton) | 1 | $\pm 18$ | 14 | NA | 300 | NA | NA | NA |  |
| CA3420 | Low-Supply Voltage | 1 | $\pm 11$ | . 550 | 10 | . 003 | . 0020 | NS | NS |  |
| CA3420A | Low Current BiMOS | I | $\pm 11$ | . 550 | 5 | . 003 | . 0020 | . 2 | 1.0 |  |
| CA3420B | Op-Amp ( $\pm 1 \mathrm{~V}$ Operation) | 1 | $\pm 11$ | . 550 | 2 | . 001 | . 0007 | . 2 | 1.0 |  |
| CA3420 | Low-Supply Voltage | I | $\pm 11$ | . 700 | 10 | . 003 | . 0020 | 8.5 | 10 |  |
| CA3420A | Low-Current BiMOS | 1 | $\pm 11$ | . 700 | 5 | . 003 | . 0020 | 9.0 | 10 |  |
| CA3420B | Op-Amp ( $\pm 10 \mathrm{~V}$ Operation) | 1 | $\pm 11$ | 700 | 2 | . 001 | . 0007 | 9.0 | 10 |  |
|  |  | 1 | $\pm 12.5$ | . 017 | 10 | . 050 | . 030 | 3.5 | 5.0 |  |
| $\begin{aligned} & \text { CA3440A }^{7} \\ & \text { CA3 }^{7} 440 B^{7} \end{aligned}$ | Nano Power BiMOS Op-Amps | 1 | $\pm 12.5$ | . 017 | 5 | . 040 | . 020 | 3.5 | 5.0 |  |
| CA3440B ${ }^{7}$ | BiMOS Op-Amps | 1 | $\pm 12.5$ | . 017 | 2 | . 030 | . 010 | 3.5 | 5.0 |  |
|  |  | I | $\pm 18$ | 3.5 | . 500 | 40 | 10 | 10 | 12 |  |
| $\begin{aligned} & \text { CA3493A }{ }^{8} \\ & \text { CA }^{8} 493 B^{8} \end{aligned}$ | Precision - $3 \mu \mathrm{~V}^{\circ} \mathrm{C}$ - Pos. Null | 1 | $\pm 18$ | 3.5 | . 200 | 20 | 5 | 10 | 12 |  |
|  | $\frac{\text { Precision - } 2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { - Pos. Null }}{}$ | 1 | $\pm 22$ | 3.5 | . 075 | 15 | 3 | 10 | 12 |  |
| CA6078A ${ }^{\text {9,10 }}$ | Low Burst Noise <br> Micropower Op-Amp | E | $\pm 18$ | . 025 | 3.5 | 12 | 3.5 | 14 | 14 |  |
| CA6741 ${ }^{\text {a }}$ | Low Burst Noise General Purpose Op-Amp | 1 | $\pm 22$ | 2.8 | 5.0 | 500 | 200 | 12 | 12 |  |

## NOTES:

1. Aol value is for a load resistor as specified in the output characteristics chart. If the load is different it will be displayed under the Aol value.
For OTA's the Aol value is replaced by gm.
2. Slew rate values on externally compensated amplifiers will differ with compensation.
For comparator circuits the slew rate and BW values are replaced by response times.
3. Temperature range's are defined as:
$\mathrm{C}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$\mathrm{I}=40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
$\mathrm{M}=-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
4. Package suffix's are defined as:
$\mathrm{T}=\mathrm{TO}-5$
$E=$ Plastic
$K=$ Ceramic Flat Pak
$D=$ Ceramic - Dual in Line
S = TO-5 formed for 8 or 12 Lead Plastic
5. Output characteristics are defined for load resistors as defined in the chart. If there are characteristics for two load resistors they will be displayed by a slanted line.
6. CA3100 AC Characteristics:

Slew rate characteristics in the chart is for $C_{c}=10 \mathrm{pf} A v=1$, $\mathrm{V}_{\mathrm{o}}=10 \mathrm{~V}$ (pulse)
For $C_{c}=0_{\mathrm{p}} \mathrm{f}, \mathrm{A}_{\mathrm{v}}=10, \mathrm{SR}=70 \mathrm{~V} / \mu \mathrm{s}$ typ., $50 \mathrm{~V} / \mu \mathrm{s} \mathrm{min}$.

| Output Characteristics |  |  |  | AC Characteristics @ $25^{\circ} \mathrm{C}$ |  |  | Package Characteristics ${ }^{4}$ |  | Page \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Vout }^{+5} \\ & \text { Min. } \\ & \mathbf{V} \end{aligned}$ | $\begin{aligned} & \text { Vout-5 } \\ & \text { Min. } \\ & \mathbf{V} \end{aligned}$ | $R_{L}$ for $V_{\text {our }}$ OHMS | $\begin{aligned} & \hline \text { AOL' } \\ & \text { Min } \\ & \text { V/V } \end{aligned}$ | $\begin{aligned} & \mathrm{BW}^{2} \\ & \text { Typ } \\ & \text { MHz } \end{aligned}$ | Siew Rate ${ }^{2}$ Typ V/ $\mu \mathrm{s}$ | $\begin{aligned} & \text { Temp }^{3} \\ & \text { Range } \\ & \text { iMC } \end{aligned}$ | Piastic Ceramic | TO5 <br> Metai CAN |  |
| 5.1 | -5.1 | 10K | 25 K | . 002 | 1.5 | C | 8 E | 8T, 8S | 237 |
| 5.1 | -5.1 | 10K | 40K | . 0003 | 0.5 | M | 8 E | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| 12 | 12 | $\infty$ | gm $=9.6 \mu \mathrm{mho}$ | 2 | 50 | C | 8 E | $8 \mathrm{8T}, 8 \mathrm{~S}$ | 245 |
| 12 | 12 | $\infty$ | $\mathrm{gm}=9.6 \mu \mathrm{mho}$ | 2 | 50 | M | 8E | 8T, 8S | 245 |
| 14.95 | 14.2 | 2K | 20K | 30 | 50 | M | 8 E | $8 \mathrm{CT}, 8 \mathrm{~S}$ |  |
| 14.95 | 14.2 | 2K | 20K | 30 | 50 | M | 8 E | $8 \mathrm{CT}, 8 \mathrm{~S}$ | 213 |
| 14.95 | 14.2 | 2K | 20K | 30 | 50 | M | 8 E | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| 9 | -9 | 2K | 630 | 38 | $25^{6}$ | M | 8 E | 8T, 8 S | 135 |
| 14.99/12 | . 001 | $\infty / 2 \mathrm{~K}$ | 50K | $15 / \mathrm{C}_{\mathrm{c}}=0$ | $30 / \mathrm{C}_{\mathrm{c}}=0$ | M | 8 E | $8 \mathrm{CT}, 8 \mathrm{~S}$ |  |
| 14.99/12 | . 001 | $\infty / 2 \mathrm{~K}$ | 50K | $15 / \mathrm{C}_{\mathrm{c}}=0$ | $30 / \mathrm{C}_{\mathrm{c}}=0$ | M | 8 E | $8 \mathrm{C}, 8 \mathrm{~S}$ | 141 |
| 14.99/12 | . 001 | $\infty / 2 \mathrm{~K}$ | 100K | $15 / \mathrm{C}_{\mathrm{c}}=0$ | $30 / \mathrm{C}_{\mathrm{c}}=0$ | M | 8 E | 8T, 8S |  |
| 12 | -14 | 2K | 20K | 4.5 | 9 | M | 8 E | 8T, 8S |  |
| 12 | -14 | 2 K | 20K | 4.5 | 9 | M | 8 E | $8 \mathrm{~T}, 8 \mathrm{~S}$ | 156 |
| 12 | -14 | 2K | 50K | 4.5 | 9 | M | 8E | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| 14.99/12 | . 001 | $\infty / 2 \mathrm{~K}$ | 50K | 4 | 10 | M | 8 E | 8T, 8S |  |
| 14.99/12 | . 001 | $\infty / 2 \mathrm{~K}$ | 50K | 4 | 10 | M | 8E | 8T, 8S | 176 |
| 14.99/12 | . 001 | $\infty / 2 \mathrm{~K}$ | 100K | 4 | 10 | M | 8E | 8T, 8S |  |
| 13 | -13 | 2K | 100K | 1.2 | . 25 | C | 8E | $8 \mathrm{BT}, 8 \mathrm{~S}$ |  |
| 13 | -13 | 2K | 316K | 1.2 | . 25 | 1 | 8 E | $8 \mathrm{~T}, 8 \mathrm{~S}$ | 52 |
| 13 | -13 | 2 K | 1000K | 1.2 | . 25 | M | 8 E | 8T, 8S |  |
| 12 | -14 | 2 K | 20K | 4.5 | 9 | M | $8 \mathrm{E}, 14 \mathrm{E} 1$ | $8 \mathrm{BT}, 8 \mathrm{~S}$ | 193 |
| 12 | -14 | 2K | 20K | 4.5 | 9 | M | 8E, 14E1 | 8T, 8S | 1 |
| 14.99/11 | . 001 | $\infty / 2 \mathrm{~K}$ | 50K | 4 | 10 | M | 8 E . | 8T, 8S |  |
| 14.99/11 | . 001 | $\infty / 2 \mathrm{~K}$ | 50K | 4 | 10 | M | 8 E | $8 \mathrm{C}, 8 \mathrm{~S}$ | 208 |
| 14.99/11 | . 001 | $\infty / 2 \mathrm{~K}$ | 100M | 4 | 10 | M | 8 E | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| 12 | -12 | $\infty$ | $50 \mathrm{~K} / \infty$ | 9 | 125 | M | 16E |  | 260 |
| 12.5 | -13.3 | $\infty$ | $50 \mathrm{~K} / \infty$ | 9 | 125 | M | 16E |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{SAT}}=.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SAT}}=.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SAT}}=.4 \mathrm{~V} \end{aligned}$ |  | (4mA) | 25K | $\mathrm{t}_{\mathrm{r}}=1.2 \mu \mathrm{~s}$ | $\mathrm{t}_{\mathrm{f}}=200 \mathrm{~ns}$ | M | $8 \mathrm{E}, 14 \mathrm{E} 1$ | $8 \mathrm{BT}, 8 \mathrm{C}$ |  |
|  |  | ( 4 mA ) | 25K | $\mathrm{t}_{\mathrm{r}}=1.2 \mu \mathrm{~s}$ | $\mathrm{t}_{4}=200 \mathrm{~ns}$ | M | $8 \mathrm{E}, 14 \mathrm{E} 1$ | $8 \mathrm{~T}, 8 \mathrm{~S}$ | 291 |
|  |  | (4mA) | 50 K | $\mathrm{t}_{\mathrm{r}}=1.2 \mu \mathrm{~s}$ | $\mathrm{t}_{1}=200 \mathrm{~ns}$ | M | 8E, 14E1 | 8T, 8S |  |
| 13.5 | . 10 | 10K | 1 K | 5 | . 6 | M | 14E |  | 110 |
| . 90 | -.85 | $\infty$ | $10 \mathrm{~K} / 10 \mathrm{~K} \Omega$ | . 5 | . 5 | M | 8 E | $8 \mathrm{8T}, 8 \mathrm{~S}$ |  |
| . 90 | -. 85 | $\infty$ | $20 \mathrm{~K} / 10 \mathrm{~K} \Omega$ | . 5 | . 5 | M | 8 E | $8 \mathrm{C}, 8 \mathrm{~S}$ | 63 |
| . 90 | -. 95 | $\infty$ | 20K/10K $\Omega$ | . 5 | . 5 | M | 8 E | 8T, 8S |  |
| 9.7 | -9.7 | $\infty$ | $10 \mathrm{~K} / 10 \mathrm{~K} \Omega$ | . 5 | . 5 | M | 8 E | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| 9.7 | -9.7 | $\infty$ | $20 \mathrm{~K} / 10 \mathrm{~K} \Omega$ | . 5 | . 5 | M | 8 E | $8 \mathrm{BT}, \mathrm{8S}$ | 63 |
| 9.7 | -9.7 | $\infty$ | 20K/10K $\Omega$ | . 5 | . 5 | M | 8 E | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| 3 | -3 | 10K | 10 K | . 063 | . 03 | M | 8 E | 8T, 8S |  |
| 3 | -3 | 10K | 10K | . 063 | . 03 | M | 8 E | $8 \mathrm{C}, 8 \mathrm{~S}$ | 254 |
| 3 | -3 | 10K | 32K | . 063 | . 03 | M | 8E | $8 \mathrm{~T}, 8 \mathrm{~S}$ |  |
| 13 | -13 | 2K | 100 K | 1.2 | . 25 | C | 8 E | 8T, 8S |  |
| 13 | -13 | 2K | 316K | 1.2 | . 25 | 1 | 8 E | 8T, 8S | 68 |
| 13 | -13 | 2 K | 1000K | 1.2 | . 25 | M | 8E | 8T, 8S |  |
| 13.7 | -13.7 | 10K | 40K | . 0003 | 1.5 | M |  | 8T, 8S | 79 |
| 12 | -12 | 2K | 50K | 1.0 | . 50 | M |  | $8 \mathrm{~T}, 8 \mathrm{~S}$ | 79 |

## NOTES (cont'd):

7. For CA3440 series $\mathrm{R}_{\text {SET }}=10 \mathrm{M} \Omega$.
8. CA3493 is equivalent to CA3193 with the exception of nulling \& pin out. CA3493 is pos nulling with pinout equivalent $\mu$ A725.
CA3193 has CA741 pinout.
Temp COEFF $=\Delta V_{10} / \Delta T$
CA3193/CA3493
CA3193A/CA3493A
CA3193B/CA3493B
Typ
1.0
1.0
.60
9. CA6078T and CA6741T are for applications where low noise (burst $+\mathrm{I} / \mathrm{f}$ ) is a prime requirement.
10. -3 db BW
11. Characteristics shown are for single supply operation.
12. CA3280 characteristics @ $I_{A B C}=500 \mu \mathrm{~A}$ except $\mathrm{V}_{10}$, $\mathrm{I}_{\mathrm{B}}, \mathrm{I}_{10}$ which are at $I_{A B C}=1 \mathrm{~mA}$.


## Operational Amplifiers

## For Commercial, Industrial, and Military Applications

## Features:

- Short-circuit protection and latch-free operation
- Unity-gain phase compensation with a single $30-\mathrm{pF}$ capacitor
- Replacement for industry types 101, 201, 301A
- CA301A Slew Rate (Summing ampl.) $10 \mathrm{~V} / \mathrm{\mu s}$

The RCA-CA101, CA201, and CA301A are general-purpose, high-gain operational amplifiers for use in military, industrial, and commerical applications.
These types, which are externally phase compensated, permit a choice of operation for optimum high-frequency performance at a selected gain; unity-gain compensation can be obtained with a single $30-\mathrm{pF}$ capacitor.
All types are available in 8-lead TO-5 style packages with standard leads ( $T$ suffix), and with dual-in-line formed leads ("DIL-CAN", S suffix). The CA301A is also available in the 8 -lead dual-in-line plastic package ("MINI-DIP"), E suffix), and in chip form (H suffix).

## Applications:

- Long-interval integrator
- Timers
- Sample-and-hold circuits
- Summing amplifiers
- Multivibrators
- Comparators
- Instrumentation
- AC/DC converters
- Inverting amplifiers
- Sine- \& square-wave generators
- Capacitance multipliers \& simulated inductors

a - TO-5 Style package for ail types
T-Suffix
S-Suffix

b - Piastic package for CA301A

E-Suffix

Fig. 1 - Functional diagrams.

## Maximum Ratings, Absolute Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :

DC SUPPLY VOLTAGE (Between $\mathrm{V}+$ and $\mathrm{V}^{-}$Terminals):
CA101, CA201 ..... 44 V
CA301A ..... 36 V
DC INPUT VOLTAGE ..... $\pm 15 \mathrm{~V}$
(For supply voltages less than $\pm 15 \mathrm{~V}$, the Input Voltage rating is equal to the DC Supply Voltage)
DIFFERENTIAL INPUT VOLTAGE ..... $\pm 30 \mathrm{~V}$
OUTPUT SHORT-CIRCUIT DURATION ..... Indefinite*
DEVICE DISSIPATION:
UP TO TA $=75^{\circ} \mathrm{C}$ ..... 500 mW
Above $T_{A}=75^{\circ} \mathrm{C}$ Derate linearly at ..... $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating -
-55 to $+125^{\circ} \mathrm{C}$
CA101
0 to $+70^{\circ} \mathrm{C}$
0 to $+70^{\circ} \mathrm{C}$
CA201, CA301A
CA201, CA301A ..... -65 to $+150^{\circ} \mathrm{C}$ ..... -65 to $+150^{\circ} \mathrm{C}$
Storage (All types)$+265^{\circ} \mathrm{C}$

* At $\mathrm{TA}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ and $\mathrm{TC} \leq 125^{\circ} \mathrm{C}(\mathrm{CA} 101)$; $\mathrm{TA} \leq 55^{\circ} \mathrm{C}$ and $\mathrm{TC} \leq 70^{\circ} \mathrm{C}$ (CA201, CA301A).


Fig. 2 - Schematic diagram.

## Linear Integrated Circuits

## CA101, CA201, CA301A Types

## ELECTRICAL CHARACTERISTICS


$\Delta$ Characteristics applicable over operating temperature range (TA) as shown below, unless otherwise specified: CA101: -55 to $+125^{\circ} \mathrm{C}$; CA201, CA301A: 0 to $70^{\circ} \mathrm{C}$

## TYPICAL STATIC CHARACTERISTICS

TYPE CA101


Fig. 3 - Input current (IIO, IIB) vs. temperature.


Fig. 5 - Voltage gain vs. supply voltage.


Fig. 4 - Input bias current vs. supply voltage.


Fig. 6 - Supply characteristics.


Fig. 7 - Output characteristics. TYPE CA201


Fig. 8 - Input current ( $/ 10, l_{18}$ ) vs. temperature.


Fig. 9 - Input bias current (IIB) vs. supply voltage:

## Linear Integrated Circuits

## CA101, CA201, CA301A Types

TYPICAL STATIC CHARACTERISTICS (Cont'd)
TYPE CA201


SUPPLY VOLTAGE $\left(v^{ \pm}\right)-v \quad$ g2cs-2400s
Fig. 10 - Voltage gain vs. supply voltage.


Fig. 12 - Input current ( $/ 10, \| B$ ) vs. temperature.


Fig. 14 - Output characteristics.


Fig. 11 - Supply characteristics.
TYPE CA301A


Fig. 13 - Voltage gain vs. supply voltage.


Fig. 15 - Supply characteristics.

TYPICAL DYNAMIC CHARACTERISTICS TYPES CA101, CA201, CA301A


Fig. 16 - Voltage gain vs. frequency.


Fig. 17 - Output voltage swing vs. frequency.

TYPICAL DYNAMIC CHARACTERISTICS (Cont'd) FOR TYPES CA101, CA201 AND CA301A


Fig. 18 - Voltage follower pulse response.

## TYPE CA301A



Fig. 19-1/f noise voltage vs. frequency.


Fig. 20-1/f noise current vs. frequency.


92Cs-3325

## Dimensions and pad layout for CA301H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

## Linear Integrated Circuits

CA307


## Operational Amplifier

For Military, Industrial, and Commerical Applications

## Applications:

- Long-interval integrators
- Timers
- Sample-and-hold circuits
- Summing amplifiers
- Multivibrators

The RCA CA307 is a general-purpose operational amplifier intended for use in military, industrial, and commerical applications. A $30-\mathrm{pF}$ on-chip capacitor provides internal frequency compensation.

The CA307 is available in 8-lead TO-5 style packages with
standard leads (T suffix), with dual-in-line formed leads ("DIL-CAN", S suffix), in the 8 -lead dual-in-line plastic package ("MINI-DIP", E suffix), and in chip form (H suffix).
The CA307 is a direct replacement for industry type 307 in packages with similiar terminal arrangements.


Fig. 1 - Schematic diagram of CA307.

## Operational Amplifiers

## Maximum Ratings, Absolute Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :

DC SUPPLY VOLTAGE (Between $V+$ and $V^{-}$Terminals)
CA307 ..... 36 V
DC INPUT VOLTAGE ..... $\pm 15 \mathrm{~V}$
(For supply voltages less than $\pm 15 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage) ..... $\pm 30 \mathrm{~V}$
OUTPUT SHORT-CIRCUIT DURATION* ..... Indefinite
DEVICE DISSIPATION UP TO TA $=70^{\circ} \mathrm{C}$ ..... 500 mW
Above $\mathrm{TA}=70^{\circ} \mathrm{C}$ Derate linearly at ..... $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating ..... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}+$
Storage ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max.$+265^{\circ} \mathrm{C}$
*For type CA307 continuous short circuit is allowed for Case Temperature to $+70^{\circ} \mathrm{C}$ and ambient temperature to $+55^{\circ} \mathrm{C}$. †Types CA307 E, S, and T can be operated over the temperature range of -55 to $+125^{\circ} \mathrm{C}$, although the published limits for certain electrical specifications apply only over the temperature range of 0 to $70^{\circ} \mathrm{C}$.


SUPPLY VOLTAGE (vキ) -v
92C5-23989

Fig. 2 - Supply current vs. supply voltage.


Fig. 4 - Input offset and input bias current vs. ambient temperature.


Fig. 3 - Open-loop differential voltage gain vs. supply voltage.


Fig. 5 - Output voltage swing vs. output current.

Linear Integrated Circuits
CA307
ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC |  | TEST CONDITIONS $\triangle$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Supply Voltage ( $\mathrm{V} \pm$ ) = 5 V to 15 V | CA307 |  |  |  |
|  |  | Min. | Typ. | Max. |  |
| Input Offset Voitage | Vıo |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{Rs} \leq 50 \mathrm{k} \Omega$ | - | 2 | 7.5 | mV |
|  |  | Rs $\leq 50 \mathrm{k} \Omega$ | - | - | 10 |  |  |
| Average Temperature Coefficient of Input Offset Voltage | $\alpha V_{10}$ |  | - | 6 | 30 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| Input Offset Current | 110 |  | - | - | 70 | nA |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 3 | 50 |  |  |
| Average Temperature Coefficient of Input Offset Current | $\alpha$ lıo | +25 to $70^{\circ} \mathrm{C}$ | - | 0.01 | 0.3 | $n A /{ }^{\circ} \mathrm{C}$ |  |
|  |  | 0 to $+25^{\circ} \mathrm{C}$ | - | 0.02 | 0.6 |  |  |
| Input Bias Current | 118 |  | - | - | 300 | nA |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 70 | 250 |  |  |
| Supply Current | $1 \pm$ | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}, \mathrm{V} \pm=20 \mathrm{~V}$ | - | - | - | mA |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V} \pm=15 \mathrm{~V}$ | - | 1.8 | 3 |  |  |
| Open-Loop Differential Voltage Gain | AOL | $\mathrm{V} \pm=15 \mathrm{~V}, \mathrm{Vo}^{2}= \pm 10 \mathrm{~V}, \mathrm{RL} \geq 2 \mathrm{k} \Omega$ | 15 | - | - | $\mathrm{V} / \mathrm{mV}$ |  |
|  |  | $\mathrm{V} \pm=15 \mathrm{~V}, \mathrm{Vo}= \pm 10 \mathrm{~V}, \mathrm{RL} \geq 2 \mathrm{k} \Omega, \mathrm{TA}=25^{\circ} \mathrm{C}$ | 25 | 160 | - |  |  |
| Input Resistance | RI | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.5 | 2 | - | $M \Omega$ |  |
| Output Voltage Swing | Vopp | $\mathrm{V} \pm=15 \mathrm{~V}, \mathrm{RL}=10 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 14$ | - | V |  |
|  |  | $\mathrm{V} \pm=15 \mathrm{~V}, \mathrm{RL}=2 \mathrm{k} \Omega$ | $\pm 10$ | $\pm 10$ | - |  |  |
| Input Voltage Range | VICR | $\mathrm{V} \pm=15 \mathrm{~V}$ | $\pm 12$ | - | - | v |  |
| Common-Mode Rejection Ratio | CMRR | Rs $\leq 50 \mathrm{k} \Omega$ | 70 | 90 | - | dB |  |
| Supply-Voltage Rejection Ratio | PSRR | $\mathrm{Rs} \leq 50 \mathrm{k} \Omega$ | 70 | 96 | - | dB |  |

$\Delta$ Characteristics applicable over operating temperature range $T_{A}=0$ to $70^{\circ} \mathrm{C}$ unless otherwise specified.


FUNCTIONAL DIAGRAM FOR PLASTIC PACKAGE


FUNCTIONAL DIAGRAM FOR TO-5 STYLE PACKAGES


Fig. 6-1/f noise current vs. frequency.


Fig. 8 - Open-loop differential voltage gain vs. frequency.


Fig. 10 - Input and output voltage vs. time.


Fig. 7-1/f noise voltage vs. frequency.


Fig. 9 - Output voltage swing vs. frequency.


Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

## Linear Integrated Circuits

CA741, CA747, CA748, CA1458, CA1558 Types

| (E Sufflx) 8-LEAD DIP (MINI-DIP) <br> H-1817 |  |
| :---: | :---: |
|  |  |
| (E Suffix) <br> 14-LEAD DIP <br> H-1517 | $\begin{aligned} & \text { (S Suffix) } \\ & \text { 8-LEAD } \\ & \text { TO-5 } \\ & \text { (DIL-CAN) } \\ & \text { H-1787 } \\ & \hline \end{aligned}$ |

# Operational Amplifiers 

High-Gain Single and Dual Operational Amplifiers For Military, Industrial and Commerical Applications

## Features:

- Input bias current (all types): 500 nA max.
- Input offset current (all types): 200 nA max.


## Applications:

- Comparator
- DC amplifier
- Integrator or differentiator
- Multivibrator
- Narrow-band or band-pass filter
- Summing amplifier

The RCA-CA1458, CA1558 (dual types); CA741C, CA741 (single-types); CA747C, CA747 (dual types); and CA748C, CA748 (single types) are general-purpose, high-gain operational amplifiers for use in military, industrial, and commercial applications.
These monolithic silicon integrated-circuit devices provide output short-circuit protection and latch-free operation. These types also feature wide common-mode and differential-mode signal ranges and have low-offset voltage nulling capability when used with an appropriately valued potentiometer. A 5 -megohm potentiometer is used for offset nulling types CA748C, CA748 (See Fig. 10); a $10-$ kilohm potentiometer is used for offset nulling types CA741C, CA741, CA747CE, CA747E (See Fig. 9); and types CA1458, CA1558, CA747CT, have no specific terminals for offset nulling. Each type consists of a differential-input amplifier that effectively drives a gain and level-shifting stage having a complementary emitter-follower output.

This operational amplifier line also offers the circuit designer the option of operation with internal or external phase compensation.

Types CA748C and CA748, which are externally phase compensated (terminals 1 and 8) permit a choice of operation for improved bandwidth and slew-rate capabilities. Unity gain with external phase compensation can be obtained with a single 30-pF capacitor. All the other types are internally phase-compensated.

RCA's manufacturing process make it possible to produce IC operational amplifiers with low-burst ("popcorn") noise characteristics. Type CA6741, a low-noise version of the CA741, gives limit specifications for burst noise in the data bulletin, File No. 530. Contact your RCA Sales Representative for information pertinent to other operational amplifier types that meet low-burst noise specifications.

| RCA <br> Type No. | No. of Ampl. | Phase <br> Comp. | Offset Voltage Null | Min. AOL | $\begin{gathered} \text { Max. } V_{10} \\ (m V) \end{gathered}$ | Operating-Temperature Range ( ${ }^{\circ} \mathrm{C}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CA1458 | dual | int. | no | 20k | 6 | 0 to $+70^{4}$ |
| CA1558 | dual | int. | no | 50k | 5 | -55 to +125 |
| CA741C | single | int. | yes | 20k | 6 | 0 to $+70^{4}$ |
| CA741 | single | int. | yes | 50k | 5 | -55 to +125 |
| CA747C | dual | int. | yes* | 20k | 6 | 0 to $+70^{4}$ |
| CA747 | dual | int. | yes* | 50k | 5 | -55 to +125 |
| CA748C | single | ext. | yes | 20k | 6 | 0 to +70 ${ }^{4}$ |
| CA748 | single | ext. | yes | 50k | 5 | -55 to +125 |

* In the 14-lead dual-in-line plastic package only.
${ }^{4}$ All types in any package style can be operated over the temperature range of -55 to $+125^{\circ} \mathrm{C}$, although the published limits for certain electrical specifications apply only over the temperature range of 0 to $+70^{\circ} \mathrm{C}$.

When ordering any of these types, it is important that the appropriate suffix letter for the package required be affixed to the type number. For example: If a CA1458 in a straightlead TO-5 style package is desired, order CA1458T.

| TYPE NO. | PACKAGE TYPE AND SUFFIX LETTER |  |  |  |  |  |  | FIG. NO. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-5 } \\ & \text { STYLE } \end{aligned}$ |  |  | PLASTIC |  | CHIP | $\begin{aligned} & \text { BEAM- } \\ & \text { LEAD } \end{aligned}$ |  |
|  | 8L | 10L | $\begin{aligned} & \text { DIL- } \\ & \text { CAN } \end{aligned}$ | 8L | 14L |  |  |  |
| CA1458 | T |  | S | E |  | H |  | 1d, 1h |
| CA1558 | T |  | S | E |  |  |  | 1d, 1h |
| CA741C | T |  | S | E |  | H |  | 1a, 1e |
| CA741 | T |  | S | E |  |  | L | 1a, 1e |
| CA747C |  | T |  |  | E | H |  | 1b, if |
| CA747 |  | T |  |  | E |  |  | 1b, 1 f |
| CA748C | T. |  | S | E |  | H |  | 1c, 1g |
| CA748 | T |  | S | E |  |  |  | 1c, 1g |

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :
DC Supply Voltage (between $\mathrm{V}^{+}$and $\mathrm{V}^{-}$terminals) :
CA741C, CA747C ${ }^{\wedge}$, CA748C, CA1458 . . . . . . . . . . . . . . . . . 36 V
CA741, CA7474, CA748, CA15584. . . . . . . . . . . . . . . . . . 44 V
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~V}$
DC Input Voltage* . . . . . . . . . . . . . . . . . . . . . . . . $\pm 15$ V
Output Short-Circuit Duration. . . . . . . . . . . . . . . . . . . . Indefinite
Device Dissipation:


Voltage between Offset Nu ll and $\mathrm{V}^{-}$(CA741C, CA741, CA747CE) . . . . . . . . . $\pm 0.5 \mathrm{~V}$
Ambient Temperature Range:
Operating - CA741, CA747E, CA748, CA1558. . . . . . . . . . . -55 to $+125{ }^{\circ} \mathrm{C}$
CA741C, CA747C, CA748C, CA1458
0 to $+70{ }^{\circ} \mathrm{C}^{\dagger}$
Storage
-65 to $+150^{\circ} \mathrm{C}$
Lead Temperature (During Soldering):
At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 seconds max. . . . . $265^{\circ} \mathrm{C}$

* If Supply Voltage is less than $\pm \mathbf{1 5}$ volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.
4 Voltage values apply for each of the dual operational amplifiers.
$\dagger$ All types in any package style can be operated over the temperature range of -55 to $+125^{\circ} \mathrm{C}$, although the published limits for certain electrical specifications apply only over the temperature range of 0 to $+70^{\circ} \mathrm{C}$.


## CA741, CA747, CA748, CA1458, CA1558 Types



1a. - CA741CS,CA741CT,CA741S, \&
CA741T with internal phase compensation.


1b. -CA747CT and CA747T with internal phase compensation.


92CS-19428
1c. - CA748CS, CA748CT,CA748S, and CA748T with external phase compensation.


1e.-CA741C and CA741E with internalphase compensation.


1g.-CA748CE and CA748E with external phase compensation.


925s 9as0

1d.-CA1458S,CA1458T,CA1558S,
and CA1558T and internal
phase compensation.


1f.-CA747CE and CA747E with internal phase compensation.


1h.-CA1458E and CA1558E with internal phase compensation.

Fig. 1 - Functional diagrams

## CA741, CA747, CA748, CA1458, CA1558 Types.



Fig.2-Schematic diagram of operational amplifier with external phase compensation for CA748C and CA748.


Fig.3-Schematic diagram of operational amplifiers with internal phase compensation for CA741C, CA741, and for each amplifier of the CA747C, CA747, CA1458, and CA1558.

Linear Integrated Circuits

## CA741, CA747, CA748, CA1458, CA1558 Types

ELECTRICAL CHARACTERISTICS
Typical Values Intended Only for Design Guidance

| CHARACTERISTIC | TEST CONDITIONS $\mathrm{V} \pm= \pm 15 \mathrm{~V}$. | TYP. <br> VALUES <br> ALL TYPES | UNITS |
| :---: | :---: | :---: | :---: |
| Input Capacitance, $\mathrm{C}_{1}$ |  | 1.4 | pF |
| Offset Voltage Adjustment Range |  | $\pm 15$ | mV |
| Output Resistance, $\mathrm{R}_{\mathrm{O}}$ |  | 75 | $\Omega$ |
| Output Short-Circuit Current |  | 25 | mA |
| Transient Response: Rise Time, $\mathrm{t}_{\mathrm{r}}$ | Unity gain $v_{1}=20 \mathrm{mV}$ | 0.3 | $\mu \mathrm{s}$ |
| Overshoot | $\begin{aligned} & R_{L}=2 \mathrm{k} \Omega \\ & C_{L} \leqslant 100 \mathrm{pF} \end{aligned}$ | 5 | \% |
| Slew Rate, SR: <br> Closed-loop | $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | 0.5 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | 40 |  |

Open-loop slew rate applies only for types CA748C and CA748.
ELECTRICAL CHARACTERISTICS
For Equipment Design

| CHARACTERISTIC | TEST CONDITIONS <br> Supply Voltage, <br> $\mathrm{V}^{+}=15 \mathrm{~V}$, |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | A741C <br> A747C* <br> A748C <br> A1458* |  |  |
|  |  | Ambient <br> Temperature, $\mathbf{T}_{\mathbf{A}}$ | Min. | Typ. | Max. |  |
| Input Offset Voltage, $V_{10}$ | $\mathrm{R}_{\mathrm{S}}=\leqslant 10 \mathrm{k} \Omega$ | $25^{\circ} \mathrm{C}$ | - | 2 | 6 | mV |
|  |  | 0 to $70{ }^{\circ} \mathrm{C}$ | - | - | 7.5 |  |
| Input Offset Current, 110 |  | $25^{\circ} \mathrm{C}$ | - | 20 | 200 | nA |
|  |  | 0 to $70{ }^{\circ} \mathrm{C}$ | - | - | 300 |  |
| Input Bias Current, IB |  | $25^{\circ} \mathrm{C}$ | - | 80 | 500 | nA |
|  |  | 0 to $70{ }^{\circ} \mathrm{C}$ | - | - | 800 |  |
| Input Resistance, $\mathrm{R}_{\text {I }}$ |  |  | 0.3 | 2 | - | $\mathrm{M} \Omega$ |
| Open-Loop Differential Voltage Gain, $\mathrm{A}_{\mathrm{OL}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ | 20,000 | 200,000 | - |  |
|  |  | 0 to $70^{\circ} \mathrm{C}$ | 15,000 | - | - |  |
| Common-Mode Input Voltage Range, $\mathrm{V}_{\text {ICR }}$ |  | $25^{\circ} \mathrm{C}$ | $\pm 12$ | $\pm 13$ | - | V |
| Common-Mode Rejection Ratio, CMRR | $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ | $25^{\circ} \mathrm{C}$ | 70 | 90 | - | dB |
| Supply-Voltage Rejection Ratio, PSRR | $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ | $25^{\circ} \mathrm{C}$ | - | 30 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Output Voltage Swing, $v_{\text {OPP }}$ | $\mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{k} \Omega$ | $25^{\circ} \mathrm{C}$ | $\pm 12$ | $\pm 14$ | - | V |
|  | $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ | $25^{\circ} \mathrm{C}$ | $\pm 10$ | $\pm 13$ | - |  |
|  |  | 0 to $70{ }^{\circ} \mathrm{C}$ | $\pm 10$ | $\pm 13$ | - |  |
| Supply Current, $\mathrm{I}^{ \pm}$ |  | $25^{\circ} \mathrm{C}$ | - | 1.7 | 2.8 | mA |
| Device Dissipation, $\mathrm{P}_{\mathrm{D}}$ |  | $25^{\circ} \mathrm{C}$ | - | 50 | 85 | mW |

[^2]
## CA741, CA747, CA748, CA1458, CA1558 Types

ELECTRICAL CHARACTERISTICS
For Equipment Design

| CHARACTERISTIC | TEST CONDITIONS <br> Supply Voltage, $\begin{aligned} & V^{+}=15 \mathrm{~V} \\ & V^{-}=-15 \mathrm{~V} \end{aligned}$ |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { CA741 } \\ & \text { CA747* } \\ & \text { CA748 } \\ & \text { CA1558* } \end{aligned}$ |  |  |
|  |  | Ambient Temperature, $\mathbf{T A}_{\mathbf{A}}$ | Min. | Typ. | Max. |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | $\mathrm{R}_{\mathrm{S}}=\leqslant 10 \mathrm{k} \Omega$ | $25^{\circ} \mathrm{C}$ | - | 1 | 5 | mV |
|  |  | -55 to $+125^{\circ} \mathrm{C}$ | - | 1 | 6 |  |
| Input Offset Current, IIo |  | $25^{\circ} \mathrm{C}$ | - | 20 | 200 | nA |
|  |  | $-55^{\circ} \mathrm{C}$ | - | 85 | 500 |  |
|  |  | $+125^{\circ} \mathrm{C}$ | - | 7 | 200 |  |
| Input Bias Current, IIB |  | $25^{\circ} \mathrm{C}$ | - | 80 | 500 | nA |
|  |  | $-55^{\circ} \mathrm{C}$ | - | 300 | 1500 |  |
|  |  | $+125{ }^{\circ} \mathrm{C}$ | - | 30 | 500 |  |
| Input Resistance, $\mathrm{R}_{\text {I }}$ |  |  | 0.3 | 2 | - | $\mathrm{M} \Omega$ |
| Open-Loop Differential Voltage Gain, AOL | $\begin{aligned} & R_{L} \geqslant 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ | 50,000 | 200,000 | - |  |
|  |  | -55 to $+125^{\circ} \mathrm{C}$ | 25,000 | - | - |  |
| Common-Mode Input Voltage Range, $\mathrm{V}_{\text {ICR }}$ |  | -55 to $+125^{\circ} \mathrm{C}$ | $\pm 12$ | $\pm 13$ | - | V |
| Common-Mode <br> Rejection Ratio, CMRR | $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ | -55 to $+125^{\circ} \mathrm{C}$ | 70 | 90 | - | dB |
| Supply Voltage Rejection Ratio, PSRR | $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ | -55 to $+125{ }^{\circ} \mathrm{C}$ | - | 30 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Output Voltage Swing, $V_{\text {OPP }}$ | $R_{L} \geqslant 10 \mathrm{k} \Omega$ | -55 to $+125{ }^{\circ} \mathrm{C}$ | $\pm 12$ | $\pm 14$ | - | V |
|  | $R_{L} \geqslant 2 \mathrm{k} \Omega$ | -55 to $+125^{\circ} \mathrm{C}$ | $\pm 10$ | $\pm 13$ | - |  |
| Supply Current, $1^{ \pm}$ |  | $25^{\circ} \mathrm{C}$ | - | 1.7 | 2.8 | mA |
|  |  | $-55^{\circ} \mathrm{C}$ | - | 2 | 3.3 |  |
|  |  | $+125^{\circ} \mathrm{C}$ | - | 1.5 | 2.5 |  |
| Device Dissipation, $\mathrm{P}_{\mathrm{D}}$ |  | $25^{\circ} \mathrm{C}$ | - | 50 | 85 | mW |
|  |  | $-55^{\circ} \mathrm{C}$ | - | 60 | 100 |  |
|  |  | $+125{ }^{\circ} \mathrm{C}$ | - | 45 | 75 |  |

* Values apply for each section of the dual amplifiers.


Fig.4-Open-loop voltage galn vs. supply voltage for all types except CA748 and CA748C.


Fig.5-Open-loop voltage gain vs. frequency for all types except CA748 and CA748C.

## Linear Integrated Circuits

## CA741, CA747, CA748, CA1458, CA1558 Types



92cs-176218
Fig.6-Common-mode input voltage range vs. supply voltage for all types.


Fig. 8-Output voltage vs. transient response time for CA741C and CA741.


Fig. 10-Voltage-offset null circuit for CA748C and CA748.


Fig.7-Reak-to-peak output voltage vs. supply voltage for all types except CA 748 and CA 748 C.


Fig.9-Voltage offset null circuit for CA741C, CA741, CA747CE, and CA747E.


Fig. 11 - Transient response test circuit forall types.

CA741, CA747, CA748, CA1458, CA1558 Types
CHIP PHOTOS
Dimensions and Pad Layouts


NOTE: NOS. IN PADS ARE FOR IO-LEAD TO-5
NOS. OUTSIDE OF CHIP ARE FOR 14 -LEAD DIP

$$
92 C M-33260
$$



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$.


92Cs-33263

CA1458H

## Linear Integrated Circuits

CA3105, CA3105M


# High-Power Operational Amplifier 

## Features

- Output short circuit and thermal overload protection
- Load dump voltage surge protection
- Output current capability of up to 3.5 A
- Compensated for gains > 30
- VERSA-V power transistor package-requires no electrical insulation

The RCA-CA3105 is a monolithic silicon operational amplifier designed for driving loads as low as 1.6 ohms. It provides a high output current capability (up to 3.5 A ), and rapid settling time. It is ideal for use in ac or dc servo amplifiers, deflection yoke drivers, programmable power supplies, power multivibrators, power dump flashers, etc.
The CA3105 is supplied in a 5 -lead plastic TO-220-style VERSA-V package. All leads (except terminal 3) are electrically insulated from the mounting flange, eliminating the need for insulating hardware. The VERSA-V package is available with two lead configurations. The CA3105 has a vertical mount lead form, and the CA3105M has a horizontal mount lead form.


TERMINAL ASSIGNMENT

## MAXIMUM RATINGS, Absolute-Maximum Values.

DC SUPPLY VOLTAGE ..... 28 V
OPERATING SUPPLY VOLTAGE ..... 18 V
OUTPUT PEAK CURRENT
REPETITIVE3.5 A
NON-REPETITIVE ..... 4.5 A
POWER DISSIPATION, Po@ $\mathrm{T}_{\mathrm{A}}=90^{\circ} \mathrm{C}$ ..... 15 W
THERMAL RESISTANCE, JUNCTION-TO-CASE ..... $4^{\circ} \mathrm{C} / \mathrm{W}$
AMBIENT-TEMPERATURE RANGE
OPERATING0 to $+125^{\circ} \mathrm{C}$
STORAGE ..... -40 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 12 s max ..... $.260^{\circ} \mathrm{C}$

## Operational Amplifiers

CA3105, CA3105M
ELECTRICAL CHARACTERISTICS @ $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{S}}=+10 \mathrm{~V}$ Unless Otherwise Specified

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIn. | Typ. | Max. |  |
| Input Offset Voltage, Vio |  | - | 1.3 | 5.0 | mV |
| Input Bias Current, Is | $T_{A} \leq T_{\text {max }}$ | 24 | 30 | 35 | nA |
| Input Offset Current, Io | $V_{C M}=0$ | - | 2.6 | 7 |  |
| Voltage Gain, Aol |  | 76 | 80 | 84 | dB |
| Output Voltage Swing, $\mathrm{V}_{0}$ | $A_{V}=+1 \quad R_{L}=100 \Omega$ | $\pm 8$ | $\pm 8.5$ | $\pm 8.8$ | V |
|  | $\mathrm{R}_{\mathrm{L}}=50 \mathrm{~K} \Omega$ | $\pm 8$ | $\pm 8.7$ | $\pm 9$ |  |
| Common Mode Rejection Ratio, CMRR |  | 64 | 65 | 67 | dB |
| Power Supply Rejection Ratio, PSRR |  | 53 | 55 | 60 | dB |
| Quiescent Supply Current, Is |  | 65 | 85 | 100 | mA |
| Input Capacitance, $\mathrm{C}_{\text {in }}$ | $\mathrm{f}=1 \mathrm{MHz}$ | - | 5 | - | pF |
| Slew Rate, SR | $\mathrm{R}_{L}=100 \Omega, A_{V}=+1$ | - | 5 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain Bandwidth Product | $\begin{gathered} A_{V L}=0 \mathrm{~dB}, R_{L}=100 \Omega \\ C_{L}=100 \mathrm{pF}, V_{I N}=20, f=1 \mathrm{kHz} \end{gathered}$ | - | 5 | - | MHz |



Fig. 1 - Typical quiescent output voltage as a function of supply voltage.


Fig. 3 - Maximum allowable power dissipation as a function of ambient temperature.


Fig. 2 - Typical quiescent drain current as a function of supply voltage.


Fig. 4 - Open-loop voltage gain as a function of frequency.

## Linear Integrated Circuits

CA3152E


## BiMOS Input Op-Amp, Frequency Band-Select Switch, and Quad Comparator

## For Television Tuning Interfacing

Features:

- Input op-amp: high impedance PMOS input transistors and internal reference bias
- Low input bias current and internal diode protection at op-amp inputs
- High op-amp output voltage swing (0.7-28.0 V dc) with 3-mA source or sink capability
- Three op-amp output voltage logic-controlled clamp levels
- Logic-controlled bandswitching with four separate outputs

The RCA CA3152E* linear integrated circuit has three major sections for interfacing television tuning systems: an input op-amp, a band-select switch, and an internally referenced quad-comparator.
The op-amp output voltage has a wide dynamic range with a $3-\mathrm{mA}$ source or sink capability and can be clamped to three discrete levels in response to logic inputs. The opamp also has internal bias reference and phase compensation. High impedance PMOS input transistors are protected by input limiting diode clippers.
The band-select switch has two logic inputs controlling four outputs: VHF B+, VHF HIGH, SUPERBAND CATV, AND UHF B+. The VHF B+ and UHF B+ outputs are current sources which are short-circuit protected by current limiting. VHF HIGH and SUPERBAND CATV outputs are current sinks with low off-state leakage.
The quad comparator features internal reference bias, low output leakage, and $6-\mathrm{mA}$ current sinking capability. The outputs of two of the comparators are internally connected to form a window comparator.
The CA3152E is supplied in an 18-lead dual-in-line plastic package.

- Two bandswitch output current sinks
- Two bandswitch current-limited output current sources
- Internally referenced quad comparator
- Low drive current input requirement
- Low output leakage
- High output current sink capability
- Bipolar and PMOS processes on a single chip
OP AMP-INPUT -1

TERMINAL ASSIGNMENT
.20 mA
MAXIMUM RATINGS, Absolute-Maximum Values ( $T_{A}=25^{\circ} \mathrm{C}$ )
SUPPLY CURRENT (ISS)
SUPPLY VOLTAGE (VCC) (PIN 8)
+18 V dc
SUPPLY VOLTAGE (VDD) (PIN 12)
$+8 \mathrm{~V} \mathrm{dc}$
DEVICE DISSIPATION PER PACKAGE ( $P_{D}$ ):
UP TO $55^{\circ} \mathrm{C}$
750 mW
ABOVE $55^{\circ} \mathrm{C}$ (Derate Linearly)
$7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
OPERATING ( $T_{A}$ )
.0 to $+70^{\circ} \mathrm{C}$
$\operatorname{STORAGE}\left(T_{s t g}\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .


Fig. 1 - Block diagram of the CA3152E.

LOGIC TABLE FOR BANDSWITCH AND OP-AMP OUTPUTS

| Inputs |  |  | BAND | Outputs |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op-Amp | $\begin{gathered} \mathbf{V}_{\mathbf{A}} \\ \text { Pin } 3 \end{gathered}$ | $\begin{gathered} V_{B} \\ \operatorname{PIn} 4 \end{gathered}$ |  | $\begin{gathered} \text { VHF } \\ \text { B+ Source } \\ \text { Pin } 7 \\ \hline \end{gathered}$ | $\qquad$ | VHF HIgh Sink Pin 5 | Super Bandswitch CATV Sink Pin 6 | Pin 16 Voltage |  |
| Pin 1 |  |  |  |  |  |  |  | Min. | Max. |
| 1 | 0 | 0 | Low VHF | ON | OFF | OFF | OFF | 0.7 V | 1.1 V |
| 1 | 0 | 1 | High VHF Midband CATV | ON | OFF | ON | OFF | 1.6 V | 2.1 V |
| 1 | 1 | 0 | Superband CATV | ON | OFF | ON | ON | 4.9 V | 5.75 V |
| 1 | 1 | 1 | UHF | OFF | ON | ON | OFF | 0.7 V | 1.1 V |
| 0 | 0 | 0 |  | ON | OFF | OFF | OFF | 28 V | 34 V |
| 0 | 0 | 1 |  | ON | OFF | ON | OFF | 28 V | 34 V |
| 0 | 1 | 0 |  | ON | OFF | ON | ON | 28 V | 34 V |
| 0 | 1 | 1 |  | OFF | ON | ON | OFF | 28 V | 34 V |

[^3]
## Linear Integrated Circuits

## CA3152E

COMMON SECTION
ELECTRICAL CHARACTERISTICS @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; ISS $=9 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V} \mathrm{dc}$

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $I^{\text {I CC Supply Current, } I_{8}}$ | All Outputs Open | 0.1 | 2 | mA |
| IDD Supply Current, ${ }_{12}$ | All Outputs Open | 0.1 | 1.5 | mA |
| Tuning Voltage Supply Regulator, $\mathrm{V}_{17}$ | ISS $=9 \mathrm{~mA}$ | 29 | 35 | V dc |
| $\mathrm{V}_{17}$ Regulation, $\Delta \mathrm{V}_{17}$ | $\begin{aligned} & V_{1}=V_{17} @ I S S=6 \mathrm{~mA}, \mathrm{~V}_{2}=\mathrm{V}_{17} @ \text { ISS }=12 \mathrm{~mA}, \\ & \Delta \mathrm{~V}_{17}=\left\|\mathrm{V}_{1}-\mathrm{V}_{2}\right\| \end{aligned}$ | 0 | 0.8 | V dc |

## OP-AMP SECTION

ELECTRICAL CHARACTERISTICS @ $T_{A}=25^{\circ} \mathrm{C}$; ISS $=9 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V} d c$ $\mathbf{V}_{\mathbf{H}}=\mathbf{2 . 4} \mathrm{V}$ Min., $\mathrm{V}_{\mathrm{L}}=0.8 \mathrm{~V}$ Max., $\mathrm{V}_{\mathrm{A}}=$ PIn $3, V_{B}=$ Pin 4

| CHARACTERISTIC | $\mathbf{V A}_{\text {A }}$ | $V_{B}$ | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Bias Voltage, $\mathrm{V}_{1}$ Bias | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{L}}$ | Pin 1 through $10 \mathrm{~K} \Omega$ to Pin 16 | 2.35 | 2.65 | V dc |
| Bias Current, $\mathrm{I}_{1}$ Bias | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{L}}$ | Pin 1 to Ground | - | 100 | pA |
| Output Source Current, $1_{16}$ Source | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{1}=0 \mathrm{~V}, \mathrm{~V}_{16}=17.5 \mathrm{~V} \mathrm{dc}$ | -3 | - | mA |
| Output Sink Current, $\mathrm{I}_{16}$ Sink | $\mathrm{V}_{\mathrm{L}}$ | $V_{L}$ | $\mathrm{V}_{1}=5 \mathrm{Vdc}, \mathrm{V}_{16}=17.5 \mathrm{Vdc}$ | 3 | - | mA |
| Open Loop Voltage Gain, $\mathrm{V}_{16}$ AOL | $\mathrm{V}_{\mathrm{L}}$ | VL | $\begin{aligned} & \mathrm{I} S=10 \mathrm{~mA}, R_{\mathrm{L}}=10 \mathrm{~K} \Omega, \mathrm{~V}_{1}=2.5 \mathrm{Vdc}, \\ & \mathrm{~V}_{16}=17.5 \mathrm{~V} \mathrm{dc} \end{aligned}$ | 1 | - | $\mathrm{V} / \mathrm{mV}$ |
| High Clamp Output Voltage, $\mathrm{V}_{16} \mathrm{HCL}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{1}=0 \mathrm{Vdc}$ | 28 | 34 | $V \mathrm{dc}$ |
| Low Clamp Output Voltage, $\mathrm{V}_{16} \mathrm{CL1}$ | $\mathrm{V}_{\mathrm{L}}$ | $V_{L}$ | $V_{1}=5 \mathrm{Vdc}$ | 0.7 | 1.1 | V dc |
| Low Clamp Output Voltage, $\mathrm{V}_{16} \mathrm{CL2}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{1}=5 \mathrm{Vdc}$ | 1.6 | 2.1 | V dc |
| Low Clamp Output Voltage, $\mathrm{V}_{16} \mathrm{CL3}$ | $\mathrm{V}_{\mathrm{H}}$ | $V_{L}$ | $\mathrm{V}_{1}=5 \mathrm{Vdc}$ | 4.9 | 5.75 | V dc |

## BANDSWITCH SECTION

ELECTRICAL CHARACTERISTICS @ $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$; ISS $=9 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} d \mathrm{~d}, \mathrm{~V}_{\mathrm{CC}}=+12 \mathrm{~V}$ dc
$\mathbf{V}_{\mathbf{H}}=\mathbf{2 . 4} \mathrm{V}$ MIn., $\mathrm{V}_{\mathrm{L}}=0.8 \mathrm{~V}$ Max., $\mathrm{V}_{\mathrm{A}}=\operatorname{PIn} 3, \mathrm{~V}_{\mathrm{B}}=\mathrm{Pln} 4, \mathrm{~V}_{\mathrm{I}}=5 \mathrm{~V}$

| CHARACTERISTIC | $\mathbf{V}_{\mathbf{A}}$ | VB | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |
| Pin 7 ON (VHF ON) | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{L}}$ | $1_{7}=-15 \mathrm{~mA}$ | 11.3 | - | V dc |
| Pin 9 ON (UHF ON) | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{H}}$ | $19=-15 \mathrm{~mA}$ | 11.3 | - | V dc |
| Pin 7 OFF (VHF OFF) | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{H}}$ | $1_{7}=1 \mathrm{~mA}$ | - | 1.5 | V dc |
| Pin 9 OFF (UHF OFF) | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{L}}$ | $19=1 \mathrm{~mA}$ | - | 1.5 | $V$ dc |
| VHF Short Circuit Current, I7 SC | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{L}}$ | - | 20 | 45 | mA |
| UHF Short Circuit Current, I9 SC | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{H}}$ | - | 20 | 45 | mA |
| V5 Saturation Voltage, $\mathrm{V}_{5}$ SAT | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{I}_{5}=2.5 \mathrm{~mA}$ | - | 0.5 | $V$ dc |
| V6 Saturation Voltage, $\mathrm{V}_{6}$ SAT | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{I}_{6}=2.5 \mathrm{~mA}$ | - | 0.5 | V dc |
| Bandswitch Leakage Current, $\mathrm{I}_{5} \mathrm{~L}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{5}=15 \mathrm{Vdc}$ | -0.2 | 1 | $\mu \mathrm{A}$ |
| Superbandswitch Leakage Current, $\mathrm{I}_{6} \mathrm{~L}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{6}=15 \mathrm{Vdc}$ | -0.2 | 1 | $\mu \mathrm{A}$ |
| Logic Input Low Input Current, $\mathrm{I}_{3} \mathrm{~L}$ | - | - | $\mathrm{V}_{\mathrm{A}}=0 \mathrm{Vdc}, \mathrm{V}_{\mathrm{B}}=5 \mathrm{Vdc}$ | 0 | -30 | $\mu \mathrm{A}$ |
| Logic Input Low Input Current, $\mathrm{I}_{4} \mathrm{~L}$ | - | - | $\mathrm{V}_{\mathrm{A}}=5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{Vdc}$ | 0 | -30 | $\mu \mathrm{A}$ |
| Logic Input High Input Current, $\mathrm{I}_{3} \mathrm{H}$ | - | - | $\mathrm{V}_{\mathrm{A}}=5 \mathrm{Vdc}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{Vdc}$ | - | 1 | $\mu \mathrm{A}$ |
| Logic Input High Input Current, $\mathrm{I}_{4} \mathrm{H}$ | - | - | $\mathrm{V}_{\mathrm{A}}=0 \mathrm{Vdc}, \mathrm{V}_{\mathrm{B}}=5 \mathrm{Vdc}$ | - | 1 | $\mu \mathrm{A}$ |

## DC COMPARATOR SECTION

ELECTRICAL CHARACTERISTICS @ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; $\mathrm{ISS}=9 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V} \mathrm{dc}$

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Input Bias Current, $\mathrm{I}_{10}$ BIAS L | $\mathrm{V}_{10}=0 \mathrm{~V} \mathrm{dc}$ | - | -750 | nA |
| Input Bias Current, $1_{10}$ BIAS H | $\mathrm{V}_{10}=6 \mathrm{~V} \mathrm{dc}$ | +1 | -0.450 | mA |
| Input Bias Current, $\mathrm{I}_{15}$ BIAS L | $\mathrm{V}_{15}=0 \mathrm{Vdc}$ | 0 | -250 | nA |
| Input Bias Current, $\mathrm{I}_{15}$ BIAS H | $\mathrm{V}_{15}=6 \mathrm{~V}$ dc | +1 | -0.160 | mA |
| Output Sink Current, $\mathrm{I}_{11}$ Sink | $\mathrm{V}_{10}=0 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{11}=1.5 \mathrm{Vdc}$ | 6 | - | mA |
| Output Sink Current, $\mathrm{l}_{11}$ Sink | $\mathrm{V}_{10}=6 \mathrm{Vdc}, \mathrm{V}_{11}=1.5 \mathrm{~V} \mathrm{dc}$ | 6 | - | mA |
| Output Saturation Voltage, $\mathrm{V}_{11}$ SAT1 | $\mathrm{V}_{10}=0 \mathrm{~V} \mathrm{dc}, \mathrm{I}_{11}$ SINK $=4 \mathrm{~mA}$ | 100 | 700 | mV |
| Output Saturation Voltage, $\mathrm{V}_{11}$ SAT2 | $\mathrm{V}_{10}=6 \mathrm{~V} \mathrm{dc}, \mathrm{I}_{11} \mathrm{SINK}=4 \mathrm{~mA}$ | 100 | 700 | mV |
| Output Leakage Current, $\mathrm{l}_{11}$ LEAKAGE | $\mathrm{V}_{10}=2.25 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{11}=12 \mathrm{~V} \mathrm{dc}$ | -0.2 | 1.0 | $\mu \mathrm{A}$ |
| Output Sink Current, $1_{13}$ SINK | $\mathrm{V}_{10}=6 \mathrm{~V} \mathrm{dc}, \mathrm{~V}_{13}=1.5 \mathrm{~V} \mathrm{dc}$ | 6 | - | mA |
| Output Saturation Voltage, $\mathrm{V}_{13}$ SAT | $\mathrm{V}_{10}=6 \mathrm{~V} \mathrm{dc}, \mathrm{l}_{13} \mathrm{SINK}=4 \mathrm{~mA}$ | 100 | 700 | mV |
| ()utput Leakage Current, $1_{13}$ LEAKAGE | $\mathrm{V}_{10}=2.25 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{13}=12 \mathrm{~V} \mathrm{dc}$ | -0.2 | 1.0 | $\mu \mathrm{A}$ |
| 1 )utput Sink Current, $\mathrm{I}_{14}$ SINK | $\mathrm{V}_{15}=0 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{14}=1.5 \mathrm{~V} \mathrm{dc}$ | 6 | - | mA |
| 1 )utput Saturation Voltage, $\mathrm{V}_{14}$ SAT | $\mathrm{V}_{15}=0 \mathrm{~V} \mathrm{dc}, 1_{14}$ SINK $=4 \mathrm{~mA}$ | 100 | 700 | mV |
| Dutput Leakage Current, I 14 LEAKAGE | $\mathrm{V}_{15}=2.25 \mathrm{~V} \mathrm{dc}, \mathrm{V}_{14}=12 \mathrm{Vdc}$ | -0.2 | 1.0 | $\mu \mathrm{A}$ |
| AFT Center Reference Voltage, $\mathrm{V}_{13}$ REF | (See Fig. 2) | 2.8 | 3.2 | V dc |
| AFT Window Reference Voltage Low, $V_{11}$ REF LOW | (See Fig. 2) | 0.8 | 1.2 | V dc |
| AFT Window Reference Voltage High, $V_{11} \text { REF HIGH }$ | (See Fig. 2) | 4.95 | 5.05 | $V \mathrm{dc}$ |
| Vertical Output Reference, $\mathrm{V}_{14}$ REF | (See Fig. 2) | 1.3 | 1.7 | V dc |



Fig. 2 - Quad comparator action.

## CA3193, CA3193A, CA3193B Types



# BiMOS Precision Operational Amplifier 

FEATURES:<br>- Low VIO: $\quad 75 \mu V$ max. (CA3193B)<br>$200 \mu V$ max. (CA3193A)<br>$500 \mu V$ max. (CA3193)<br>- Low $\Delta V_{I O} / \Delta T: \quad 2 \mu V /{ }^{\circ} \mathrm{C}$ max. (CA3193B)<br>$3 \mu V /{ }^{\circ} C$ max. (CA3193A)<br>$5 \mu V /{ }^{\circ} \mathrm{C}$ max. (CA3193)<br>- Low IIO and I/<br>- Low $\Delta / 10 / \Delta T$ :<br>$50 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ max. (CA3193B)<br>$150 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ max. (CA3193)<br>- Low $\Delta / / I / \Delta T$ :<br>$0.5 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ max. (CA3193B)<br>$3.7 \mathrm{nA} /{ }^{\circ} \mathrm{C}$ max. (CA3193)

The CA3193B, CA3193A and CA3193 are ultra-stable, precision-instrumentation, operational amplifiers that employ both PMOS and bipolar transistors on a single monolithic chip. The CA3193-series amplifiers are internally phase-compensated and provide a gainbandwidth product of 1.2 MHz . They are pin-compatible with the industry 741 series and many other IC op amps, and may be used as replacements for 741-series types in most applications

The CA3193 series can also be used as functional replacements for op-amp types 725, 108A, OP-5, OP-7, LM11 and LM714 in many applications where nulling is not employed. Because of their low offset voltage and low offset voltage-versus-temperature coefficient, the CA3193-series amplifiers have a wider range of applications than most op amps and are particularly well suited for use as thermocouple amplifiers, high-gain filters, buffers, straingauge bridge amplifiers and precision voltage references.

The three types in the CA3193 series are functionally identical. The CA3193B, however, operates from supply voltages of $\pm 3.5 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ and has an operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The CA3193 and CA3193A operate from supply voltages of $\pm 3.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ and have operating temperature ranges of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, respectively.

The CA3193-series types are supplied in standard 8 -lead TO-5-style (T suffix), 8-lead dual-in-line formed lead TO-5style (DIL-CAN-S suffix) and 8 -lead dual-in-line plastic (Mini-DIP-E suffix) packages.

## Circuit Description

The block diagram of the CA3193 amplifier, Fig. 2, shows the voltage gain and supply current for each of its four amplifier stages. Simplified and complete schematic diagrams of the CA3193 amplifier are shown in Figs. 3 and 4, respectively.

- Extremely high gain: 120 dB min. (CA3193B) 110 dB min. (CA3193A) $100 \mathrm{~dB} \min$. (САЗ193)
- Low VIO vs. time
- High CMRR and PSRR

■ Internally compensated: $1.2-\mathrm{MHz}$ gain-bandwidth product

- Low input noise: 0.1 Hz to 10 Hz

Noise voltage: $0.36 \mu \mathrm{Vp}-\mathrm{p}$ typ.
Noise current: $12 p A p-p$ typ.

## APPLICATIONS

- Thermocouple preamplifiers
- Strain-gauge bridge amplifiers
- Summing amplifiers
- Differential amplifiers
- Bilateral current sources
- Log amplifiers
- Differential voltmeters
- Precision voltage references
- Active filters
- Buffers
- Integrators
- Sample-and-hold circuits
- Low frequency filters


## CA3193, CA3193A, CA3193B Types

| Absolute-Maximum Ratings, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  | CA3193 | CA3193A | CA31938 |
| DC Supply Voltage | $\pm 18$ | $\pm 18$ | $\pm 22 \mathrm{~V}$ |
| Differential-Mode Input Voltage | $\pm 5$ | $\pm 5$ | $\pm 5 \mathrm{~V}$ |
| Common-Mode DC Input Voltage . | ( $V+-4$ ), V - | $(V+-4), V-$ | $(V+-4), V-\quad V$ |
| Input Terminal Current . . . . . . . . | 1 | 1 |  |
| Device Dissipation |  |  |  |
| Without Heat Sink |  |  |  |
| Up to $55^{\circ} \mathrm{C}$. | 630 | 630 | 630 mW |
| Above $55^{\circ} \mathrm{C}$ | Derate Linearly 6.67 |  | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Temperature Range | 0 to 70 | - 25 to 85 | -55 to $125{ }^{\circ} \mathrm{C}$ |
| Output Short-Circuit Duration* | indefinite | Indeflnite | Indefinlte |
| Lead Temperature (During Soldering) at distance of $1 / 16 \mathrm{in} . \pm 1 / 32 \mathrm{in}$. <br> ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 |  |  |  |
| seconds max. . . . . . . . . . . . . . | $\pm 265$ | $\pm 265$ | $\pm 265{ }^{\circ} \mathrm{C}$ |

*Short circuit may be applied to ground or to either supply.


NOTE: PIN 4 IS CONNECTED TO CASE
S AND T SUFFIX
92cs-32965


Fig. 1 - Functional diagram of CA3193 series.


Fig. 2 - Block diagram of CA3193 series.

## Clrcult Description (cont'd)

A quad of physically cross-connected n-p-n transistors comprise the input-stage differential pair (Q1,Q2 in Figs. 3 and 4); this arrangement contributes to the low input offset-voltage characteristics of the amplifier. The ultra-high gain provided in the first stage ensures that subsequent stages cannot significantly influence the
overall offset-voltage characteristics of the ampllfier. High load impedances for the input-stage differentlal pair (Q1,Q2) are provided by the cascode-connected $\mathrm{p}-\mathrm{n}-\mathrm{p}$ translistors Q3,Q5 and Q4,Q6, thereby contrlbuting to the high galn developed in the stage.
The second stage of the amplifier consists of a differentlal amplifler employing PMOS/FETs (Q7,Q8 In Figs. 3 and 4) with

## Linear Integrated Circuits

## CA3193, CA3193A, CA3193B Types

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}+=15 \mathrm{~V}$ and $\mathrm{V}-=15 \mathrm{~V}$ unless otherwise specifled.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{3}{*}{CHARACTERISTIC} \& \multicolumn{9}{|c|}{\multirow[t]{2}{*}{CA3193B LIMITS}} \& \multirow[b]{3}{*}{UNITS} <br>
\hline \& CA3193B \& \& \& \& \& \& \multicolumn{3}{|c|}{CA3193} \& <br>
\hline \& Min. \& Typ. \& Max. \& MIn. \& Typ. \& Max. \& MIn. \& Typ. \& Max. \& <br>
\hline Input Offset Voltage, $\left|V_{10}\right|$ \& - \& 40 \& 75 \& - \& 140 \& 200 \& - \& 300 \& 500 \& $\mu \mathrm{V}$ <br>
\hline VIO @ Max.Temp. \& - \& - \& 275 \& - \& - \& 380 \& - \& - \& 725 \& $\mu \mathrm{V}$ <br>
\hline Input Offset Voltage Temp.Coefficient, $\Delta V_{I O} / \Delta T$ (Over specified temperature range for each device) \& - \& 0.60 \& 2 \& - \& 1 \& 38, \& - \& 1 \& 725
5 \& $\mu \mathrm{V}$

$\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br>
\hline Input Offset Current, IIO \& - \& 1 \& 3 \& - \& 3 \& 5 \& - \& 5 \& 10 \& nA <br>
\hline |liol@ Max.Temp. \& - \& - \& 8 \& - \& - \& 11 \& - \& - \& 17 \& nA <br>

\hline Input Offset Current Temp. Coefficient, $\Delta_{\text {log }} / \Delta \mathrm{T}$ (Over specified temperature range for each device) \& - \& 0.01 \& 0.05 \& - \& 0.03 \& $$
0.10
$$ \& - \& 0.04 \& 0.15 \& $n A /{ }^{\circ} \mathrm{C}$ <br>

\hline Input Bias Current, 11 \& - \& 6 \& 15 \& - \& 10 \& 20 \& - \& 20 \& 40 \& nA <br>
\hline |IB| @ Max.Temp. \& - \& - \& 60 \& - \& - \& 83 \& - \& - \& 207 \& nA <br>
\hline Input Bias Current Temp. Coefficient, $\Delta l_{l} / \Delta T$ \& - \& 0.08 \& 0.50 \& - \& 0.10 \& 1.18 \& - \& 0.15 \& 3.70 \& $n A /{ }^{\circ} \mathrm{C}$ <br>

\hline $$
\begin{aligned}
& \text { Input Noise } \\
& \text { Voltage, en p-p } \\
& (0.1 \text { to } 10 \mathrm{~Hz})
\end{aligned}
$$ \& - \& 0.36 \& 0.60 \& - \& 0.36 \& - \& - \& 0.36 \& - \& $\mu \vee \mathrm{p}-\mathrm{p}$ <br>

\hline Input Noise Voltage Density, $e_{n}$

$$
\begin{aligned}
& f_{\mathrm{O}}=10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{O}}=1000 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz} \\
& \mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}
\end{aligned}
$$ \& - \& \[

$$
\begin{aligned}
& 25 \\
& 25 \\
& 24 \\
& 24 \\
& 22 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 50 \\
& 45 \\
& 45 \\
& 45 \\
& 40 \\
& \hline
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 25 \\
& 25 \\
& 24 \\
& 24 \\
& 22
\end{aligned}
$$

\] \& - \& \[

$$
\begin{aligned}
& - \\
& - \\
& - \\
& -
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 25 \\
& 25 \\
& 24 \\
& 24 \\
& 22
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
$$

\] \& \[

\frac{n V I}{\sqrt{H z}}
\] <br>

\hline $$
\begin{array}{|l|}
\hline \text { Input Noise } \\
\text { Current, in p-p } \\
(0.1 \text { to } 10 \mathrm{~Hz}) \\
\hline
\end{array}
$$ \& - \& 12 \& 20 \& - \& 12 \& 20 \& - \& 12 \& 20 \& pA p-p <br>

\hline Input Noise Current Density, in

$$
\begin{aligned}
& \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{O}}=1000 \mathrm{~Hz} \\
& \mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz} \\
& \mathrm{f}_{\mathrm{O}}=100 \mathrm{kHz}
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
$$
\] \& 0.83

0.80
0.75
0.72

0.60 \& $$
\begin{aligned}
& 2.30 \\
& 1.20 \\
& 1.00 \\
& 0.80 \\
& 0.80 \\
& \hline
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& - \\
& - \\
& - \\
& -
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 0.83 \\
& 0.80 \\
& 0.75 \\
& 0.72 \\
& 0.60
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& - \\
& - \\
& - \\
& -
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& - \\
& - \\
& - \\
& -
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& 0.83 \\
& 0.80 \\
& 0.75 \\
& 0.72 \\
& 0.60
\end{aligned}
$$

\] \& \[

$$
\begin{aligned}
& - \\
& - \\
& - \\
& -
\end{aligned}
$$
\] \& $\underset{\sqrt{\mathrm{Hz}}}{ }$ <br>

\hline
\end{tabular}

## CA3193, CA3193A, CA3193B Types

ELECTRICAL CHARACTERISTICS at $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}+=15 \mathrm{~V}$ and $\mathrm{V}-=15 \mathrm{~V}$ (Cont'd) unless otherwise specifled.

| CHARACTERISTIC | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3193B |  |  | CA3193A |  |  | CA3193 |  |  |  |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Common-Mode Input Voltage Range, VICR | - 12 | $\begin{gathered} -13.5 \\ \text { to } \\ 11.5 \end{gathered}$ | $10$ | - 12 | $\begin{array}{\|c\|} \hline-13.5 \\ \text { to } \\ 11.5 \\ \hline \end{array}$ | 10 | - 12 | $\begin{array}{\|c\|} \hline-13.5 \\ \text { to } \\ 11.5 \\ \hline \end{array}$ | 10 | V |
| Common-Mode | 120 | 130 | - | 110 | 115 | - | 100 | 110 | - | dB |
| Rejection Ratio, $\left(V_{C M}=V_{I C R}\right)$ |  | 0.316 | 1 |  | 1.78 | 3.16 |  | 3.16 | 10 | $\mu \mathrm{V} / \mathrm{V}$ |
| Power Supply Rejection Ratio, | 110 | 130 | - | 100 | 130 | - | 100 | 130 | - | dB |
| PSRR, $\Delta V_{10} / \Delta V \pm$ |  | 0.316 | 3.16 |  | 0.316 | 10 |  | 0.316 | 10 | $\mu \mathrm{V} / \mathrm{V}$ |
| Maximum Output Voltage Swing ( $R_{L} \geqslant 2 \mathrm{KQ}$ ) | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | V |
| Large-Signal <br> Voltage Gain <br> $\left(V_{O}= \pm 10\right)$ <br> $R_{L} \geqslant 1 \mathrm{KQ}$ <br> $R_{L} \geqslant 2 \mathrm{~K} \Omega$ <br> $R_{L} \geqslant 10 \mathrm{KQ}$ | - 120 | $\begin{aligned} & 115 \\ & 125 \\ & 130 \end{aligned}$ | - | - 110 | $\begin{aligned} & 115 \\ & 125 \\ & \hline \end{aligned}$ | - | $\frac{-}{100}$ | $\begin{gathered} - \\ 110 \\ 115 \\ \hline \end{gathered}$ | - | dB |
| Short-Circuit Output Current to the Opposite Rail, $\mathrm{IOM}^{+}, \mathrm{IOM}^{-}$ | -25 | $\pm 7$ | 25 | -25 | $\pm 7$ | 25 | -25. | $\pm 7$ | 25 | mA |
| Slew Rate, SR ( $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{KQ}$; Unity Gain Voltage Follower) | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | $\mathrm{V} / \mathrm{\mu S}$ |
| $\begin{array}{\|l} \hline \text { Gain-Bandwidth } \\ \text { Product, } f_{t} \\ A_{O L}=0 \mathrm{~dB} \\ \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{IN}}=20 \\ \mathrm{f}=1 \mathrm{kHz} \\ \hline \end{array}$ | - | 1.20 | - | - | 1.20 | - | - | 1.20 | - | MHz |
| ```Small-Signal Transient Re- sponse, \(\mathrm{tr}_{\mathrm{r}}(\mathrm{V}\) IN \(=\) \(20 \mathrm{mV} \mathrm{p}-\mathrm{p}, \mathrm{f}=\) 1 kHz``` | - | 0.29 | - | - | 0.29 | - | - | 0.29 | - | $\mu \mathrm{S}$ |
| Supply Current, $\begin{aligned} & R_{L}=\infty \\ & V+=15, V-= \\ & -15 \end{aligned}$ | - | 2.3 | 3.5 | - | 2.3 | 3.5 | - | 2.3 | 3.5 | mA |
| Temperature Range | -55 | - | 125 | -25 | - | 85 | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |

## Linear integrated Circuits

## CA3193, CA3193A, CA3193B Types



Fig. 3-CA3193 simplified schematic diagram.


## CA3193, CA3193A, CA3193B Types

## CIrcult Description (cont'd)

appropriate drain loading. Since Q7 and Q8 are MOS/FETs, their loading on the flrst stage is quite low, thereby making an addltional contribution to the high gain developed in the first stage. The second stage is also configured to convert its differential signal to a singie-ended output signal by means of current mirror D9,Q30 (Figs. 3 and 4) to drive subsequent gain stage.
The third stage of the amplifier consists of Darlington-connected n-p-n transistors (Q17,Q19 in Figs. 3 and 4), driving the quasi-complementary Class AB output stage (Q14 and Q15, Q16 in Figs. 3 and 4). Output-stage short-circuit protection is activated by voltage drops developed


Fig. 5 - Typical input offset-voltage temperature characteristic for CA3193 series.


Fig. 7 - Typical input bias current vs. temperature
across the $60-\mathrm{hm}$ resistors adjacent to the output terminal (R9 and R10, Fig. 4). When the voltage drop developed across either of these resistors reaches a potential equal to $1 \mathrm{~V}_{\mathrm{be}}$, the respectlve protective transistor (Q12 or Q13) is activated and shunts the base drive from the bases of the output stage transistors (Q14 and Q15,Q16).
Internal frequency compensation for the CA3193 amplifier is provided by two internal networks, a $6-\mathrm{pF}$ capacitor connected between the input-stage transistor collectors and the node between the third and output stages and a second network, consisting of a $20-\mathrm{pF}$ capacitor In series with a 7.5-KQ resistor connected between the input and output nodes of the third stage.


Fig. 6 - Input offset voltage vs. time.


Fig. 8 - Typical input offset current vs. temperature.

## Linear Integrated Circuits

## CA3193, CA3193A, CA3193B Types



Fig. 9 - Input noise voltage and current density vs. frequency.


Fig. 11 - Open-loop gain and phase-shift response for CA3193B.


Fig. 13 - Open-loop gain vs. temperature for CA3193 series.


Fig. 14 - Maximum undistorted output voltage vs. frequency.


Fig. 10 - Power supply voltage $(V+, V-)$ vs. supply current.


Fig. 12 - Open-loop gain vs. power-supply voltage.



Fig. 15 - Output-voltage-swing capability and common-mode input-voltage vs. supply voltage.

## CA3193, CA3193A, CA3193B Types

## Offset Voltage Nulling

The input offset voltage can be nulied to zero by any of the three methods shown in the tabie below. A 10K potentiometer between terminals 1 and 5 , with its wiper returned to $\vee-$, will provide a gross nulling for all types. For finer nulling, either of
the other two circuits shown beiow may be used, thus providing simpier improved resoiution for ail types.

CAUTION: The CA3193 ampilifiers wili be damaged if they are plugged into op-amp circuits employlng nuiling with respect to the $V+$ supply bus.

Offset Voitage Nuliing

| Offset Nuiling Circuits |  |  | $\}_{R}^{1}\right\}$ |
| :---: | :---: | :---: | :---: |
| Type | Resistor R Value | Resistor R Value | Resistor R Vaiue |
| $\begin{gathered} \text { CA3193B } \\ \text { CA3193A } \\ \text { CA3193 } \end{gathered}$ | $\begin{aligned} & 10 K \\ & 10 K \\ & 10 K \end{aligned}$ | $\begin{aligned} & 100 \mathrm{~K} \\ & 50 \mathrm{~K} \\ & 20 \mathrm{~K} \end{aligned}$ | $\begin{gathered} 20 \mathrm{~K} \\ 10 \mathrm{~K} \\ 5 \mathrm{~K} \end{gathered}$ |
|  | Gross Offset Adjustment | Finer Offset Adjustments |  |
|  |  | Circuits |  |

Fig. 16 - Input offset voltage test circuit.


TOP TRACE : iNPUT VOLTAGE BOTTOM TRACE : OUTPUT VOLTAGE

$$
\left.\begin{array}{ll}
\text { VERT. }: \frac{10 \mathrm{~V}}{D I V} & V^{+}=15 \mathrm{~V} \\
V^{-}=-15 \mathrm{~V}
\end{array}\right)
$$

Fig. 17 - Inverting amplifler (a) test circuit
(b) response to $1-k H z, 20-\mathrm{V}-\mathrm{p}$ square wave.

## Linear Integrated Circuits

## CA3193, CA3193A, CA3193B Types



Fig. 18 - Voltage follower (a) test circuit (b) response to $20-\mathrm{V} p-\mathrm{p}, 1-\mathrm{kHz}$ square-wave input.


b


Fig. 19-Low frequency noise (a) test cir-cuit- 0.1 to 10 Hz (b) output $A$ waveform-0 to 10 Hz noise (c) output $B$ waveform-0 to 10 Hz noise.

## CA3193, CA3193A, CA3193B Types

## Application Clicuits


$v_{\text {OUT }}=-v_{a}\left(\frac{R 2}{R 1}+1\right) \frac{R 4}{R 3}+v_{b}\left(\frac{R 4}{R 3}+1\right)$
FOR IDEAL RESISTORS WITH $\frac{R 1}{R 2}=\frac{R 3}{R 4}$
$v_{\text {OUT }}=v_{b}-v_{a}\left(\frac{R 4}{R 3}+1\right)$
$A=\frac{v_{\text {OUT }}}{v_{b}-v_{0}}=\left(\frac{R 4}{R 3}+1\right)$
FOR VALUES ABOVE $V_{O U T}=\left(v_{b}-v_{a}\right)(10)$
92Cs-32984

Fig. 20-Typical two-op amp bridge-type differential amplifier.


IF RI = R3 AND R2 $\approx$ R $4+$ R5 THEN
$I_{L}$ IS INDEPENDENT OF VARIATIONS IN $R_{L}$
FOR $R_{L}$ VALUES OF O $\Omega$ TO $3 \mathrm{k} \Omega$ WITH $V=1 V$
$I_{L}=\frac{V R 4}{R 3 R 5}=\frac{V I M}{(2 M)(1 K)}=\frac{V}{2 K}=500 \mu \mathrm{~A}$
$I_{L}=\frac{V R 4}{R 3 R 5}=\frac{V}{(2 M)(1 K)}=\frac{V}{2 K}=500 \mu \mathrm{~A}$
Fig. 22-Using CA3193B as a bilateral current source.

$v_{\text {OUT }}=v_{2}\left(\frac{R 4}{R 3+R 4}\right)\left(\frac{R 1+R 2}{R 1}\right)-v_{1}\left(\frac{R 2}{R 1}\right)$
$I F R 4=R 2, R 3=R I A N O \frac{R 2}{R 1}=\frac{R 4}{R 3}$

THEN VOUT $=\left(V_{2}-V_{1}\right)\left(\frac{R 2}{R 1}-\right)$
for values above vout $=2\left(v_{2}-v_{1}\right)$
IF AV IS TO BE MADE I AND IF RI $=R 3=R 4=R$ WITH R2 $=0.999$ R ( $0.1 \%$ MISMATCH IN R2)

THEN $V_{\text {OCM }}=0.0005 \mathrm{~V}_{\text {IN }}$ OR CMRF $=66 \mathrm{~dB}$
THUS, THE CMRR OF THIS CIRCUIT IS LIMITEO BY THE MATCHING OR MISMATCHING OF THIS NETWORK RATHER THAN THE AMPLIFIER.

92Cs-32983
Fig. 21 - Differential amplifler (simple subtractor) using CA3193E.


Fig. 23- Typical summing amplifler application.

## Linear Integrated Circuits

## CA3193, CA3193A, CA3193B Types

The CA3193B is an excellent choice for use with thermocouples. In Fig. 24, the CA3193B amplifies the slgnal generated will provide full-scale output if the
thermocouple opens.


Fig. 24 - The CA3193B used in a thermocouple circuit.


## Low-Supply Voltage, Low-Input Current BiMOS OP-AMPS

## Features:

- 2 V Supply at $300 \mu A$ Supply Current
- 1 pA (typ) Input Current
(Essentially Constant to $85^{\circ} \mathrm{C}$ )
- Rail-to-Rail Output Swing
(Drive $\pm 2 \mathrm{~mA}$ into $1 \mathrm{~K} \Omega$ Load)
- Pin Compatible with 741 Op-Amp
- Low Cost 8-Lead Minidip, TO-5


## Applications:

- pH Probe Amplifiers
- Picoammeters
- Electrometer (High Z) instruments
- Portable Equipment
- Inaccessible Field Equipment
- Battery Dependent Equipment (Medical and Military)

The RCA-CA3420B, CA3420A, and CA3420 ${ }^{\circ}$ are integrated-circuit operational amplifiers that combine PMOS transistors and BiPolar transistors on a single monolithic chip. The CA3420B, CA3420A, and CA3420 BIMOS operational amplifiers feature gate-protected PMOS transistors in the input circuit to provide very high input impedance, very low input currents (less than 1 pA). The internal bootstrapping network features a unique guardbanding technique for reducing the doubling of leakage current for every $10^{\circ} \mathrm{C}$ increase in temperature. The CA3420 series operates at total supply voltages from 2 to 20 volts either single or dual supply. These operational amplifiers are internally phase compensated to achieve stable operation in the unity gain follower configuration. Additionally, they have access terminals for a supplementary external capacitor if additional frequency roll-off is desired. Terminals are also provided for use in applications requiring input offset voltage nulling. The use of PMOS in the input stage results in common-mode input voltage capability down to 0.45 volt below the negative supply terminal, an important attribute for single-supply application. The output stage uses a feedback OTA type amplifier that can swing essentially from rail-to-rail. The output driving current of 1.5 mA MIN is provided by using non-linear current mirrors.

The CA3420-series has the same 8-lead pin-out used for the industry standard 741. They are supplied in the standard 8 -lead TO-5 style package ( S suffix, and T suffix); in the standard 8 -lead dual-in-line plastic package (Minidip - E suffix), and are also available in chip form ( H suffix).

[^4]TERMINAL ASSIGNMENTS
TOP VIEW


NOTE: PIN 4 IS CONNECTED TO CASE
92CS-33997

S AND T SUFFIXES

TOP VIEW


92C5-29086

## Linear Integrated Circuits

## CA3420, CA3420A, CA3420B

MAXIMUM RATINGS, Absolute-Maximum Values ( $T_{C}=25^{\circ} \mathrm{C}$ ):


Temperature Range:
Operating (All Types) . . . . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
Storage (All Types) . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
Output Short-Circuit
Duration* ............................................ Indefinite
Lead Temperature
(During Soldering):
At Distance $1 / 16 \pm 1 / 32$ Inch
( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case
For 10 seconds max. ............................ $+265^{\circ} \mathrm{C}$
*Short circuit may be applied to ground or to either supply.

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

| Characteristic | Test Conditions $\begin{gathered} \mathrm{V}+=+10 \mathrm{~V} ; \mathrm{V}-=-10 \mathrm{~V} \\ \mathrm{TA}=25^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} \text { CA3420B } \\ (\mathrm{T}, \mathrm{~S}) \end{gathered}$ | $\begin{gathered} \text { CA3420A } \\ (T, S, E) \end{gathered}$ | $\begin{aligned} & \text { CA3420 } \\ & (T, S, E) \end{aligned}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Resistance $\quad \mathrm{R}_{1}$ |  | 150 | 150 | 150 | Tת |
| Input Capacitance $\quad \mathrm{C}_{1}$ |  | 4.9 | 4.9 | 4.9 | pF |
| Output Resistance $\quad \mathrm{R}_{\mathrm{O}}$ |  | 300 | 300 | 300 | $\Omega$ |
| Equivalent Input <br> Noise Voltage | $\begin{aligned} & f=1 \mathrm{KHz} \\ & \mathrm{f}=10 \mathrm{KHz} \end{aligned} \mathrm{R}_{\mathrm{S}} 100 \Omega$ | $62$ $38$ | 62 $38$ | $62$ $38$ | $\mathrm{nV} / \mathrm{Hz}$ |
| Short-Circuit Current Source Source IOM+ |  | 2.6 | 2.6 | 2.6 | mA |
| To Opposite Supply Sink IOM- |  | 2.4 | 2.4 | 2.4 | mA |
| Gain-Bandwidth Product fT |  | 0.5 | 0.5 | 0.5 | MHz |
| Slew Rate SR |  | 0.5 | 0.5 | 0.5 | $\mathrm{V} / \mu \mathrm{s}$ |
| Transient Response Rise Time tr | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{~K} \Omega$ | 0.7 | 0.7 | 0.7 | $\mu \mathrm{s}$ |
| Overshoot | $C_{L}=100 \mathrm{pF}$ | 15 | 15 | 15 | \% |
| Current from Terminal 8 To V$\mathrm{I}_{8}{ }^{+}$ |  | 20 | 20 | 20 | $\mu \mathrm{A}$ |
| Current from Terminal 8 To V+ |  | 2 | 2 | 2 | mA |

## Operational Amplifiers CA3420, CA3420A, CA3420B

## ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN

At $V+=1 \mathrm{~V}, \mathrm{~V}-=-1 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$ unless otherwise specified

| Characteristic | Limits |  |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3420B |  |  | CA3420A |  |  | CA3420 |  |  |  |
|  | Min | Typ | Max | Min | Typ | Max | Min | Typ. | Max |  |
| Input Offset Voltage $\left\|\mathrm{V}_{10}\right\|$ | - | 0.8 | 2 | - | 2 | 5 | - | 5 | 10 | mV |
| Input Offset Current $\left\\|_{10}\right\\|^{*}$ | - | 0.01 | 4.0 | - | 0.01 | 4 | - | 0.01 | 4 | pA |
| Input Current $\mid$ \| ${ }^{\text {* }}$ | - | 0.02 | 5 | - | 0.02 | 5 | - | 1 | 5 | pA |
| Large-Signal Voltage Gain | 20K | 100K | - | 20K | 100K | - | 10K | 100K | - | V/V |
| $\mathrm{AOL}\left(\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega\right.$ ) | 86 | 100 | - | 86 | 100 | - | 80 | 100 | - | dB |
| Common-Mode | - | 320 | 560 | - | 560 | 1000 |  | 560 | 1800 | $\mu \mathrm{V} / \mathrm{V}$ |
| Rejection Ratio CMRR | 65 | 70 | - | 60 | 65 | - | 55 | 65 | - | dB |
| Common-Mode Input VICR + | +0.2 | +0.5 | - | +0.2 | +0.5 | - | +0.2 | +0.5 | - | V |
| Voltage Range VIĊR - | -1 | -1.3 | - | -1 | -1.3 | - |  | -1.3 | - | V |
| Power Supply Rejection | - | 20 | 180 | - | 32 | 320 | - | 100 | 1000 | $\mu \mathrm{V} / \mathrm{V}$ |
| Ratio PSRR $\triangle$ VIO/ $\triangle V$ | 75 | 94 | - | 70 | 90 | - | 60 | 80 | - | dB |
| Max Output Voltage VOM + | +0.90 | +0.95 | - | +0.90 | +0.95 | - | +0.90 | +0.95 | - | V |
| $\mathrm{RL}=00 \quad \mathrm{VOM}$ - | -0.85 | -0.91 | - | -0.85 | -0.91 | - | -0.85 | -0.91 | - | V |
| Supply Current I+ | - | 350 | 650 | - | 350 | 650 | - | 350 | 650 | $\mu \mathrm{A}$ |
| Device Dissipation PD | - | 0.7 | 1.1 | - | 0.7 | 1.1 | - | 0.7 | 1.1 | mW |
| Input Offset Voltage Temp. Drift $\Delta V I O / \Delta T$ | - | 4 | - | - | 4 | - | - | 4 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN

At $V+=10 \mathrm{~V}, \mathrm{~V}-=-10 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$ unless otherwise specified

| Characteristic | Limits |  |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3420B |  |  | CA3420A |  |  | CA3420 |  |  |  |
|  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| Input Offset Voltage \|Viol | - | 0.8 | 2 | - | 2 | 5 | - | 5 | 10 | mV |
| Input Offset Current \|ıol * | - | 0.03 | 4 | - | 0.03 | 4 | $\checkmark$ | 0.03 | 4 | pA |
| Input Current $\|1\| \mid$. | - | 0.05 | 5 | - | 0.05 | 5 | - | 0.05 | 5 | pA |
| Large-Signal Voltage Gain | 20K | 100K | - | 20 K | 100K | - | 10K | 100K | - | V/V |
| AQL ( $\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega$ ) | 86 | 100 | - | 86 | 100 | - | 80 | 100 | - | dB |
| Common-Mode | - | 32 | 100 | - | 100 | 320 | - | 100 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
| Rejection Ratio CMRR | 80 | 90 | - | 70 | 80 | - | 70 | 80 | - | dB |
| Common-Mode Input VICR + | +9.0 | +9.3 | - | +9.0 | +9.3 | - | +8.5 | +9.3 | - | V |
| Voltage Range VICR - | -10 | -10.3 | - | -10 | -10.3 | - | -10 | -10.3 | - | V |
| Power Supply Rejection | - | 20 | 180 | - | 32 | 320 | - | 32 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
| Ratio PSRR $\triangle$ VIO/ $\triangle \mathrm{V}$ | 75 | 94 | - | 70 | 90 | - | 70 | 90 | - | dB |
| Max Output Voltage VOM + | +9.7 | +9.9 | - | +9.7 | +9.9 | - | +9.7 | +9.9 | - | V |
| $\mathrm{RL}=00 \quad \mathrm{VOM}$ - | -9.7 | -9.85 | - | -9.7 | -9.85 | - | -9.7 | -9.85 | - | V |
| Supply Current 1+ | - | 450 | 1000 | - | 450 | 1000 | - | 450 | 1000 | $\mu \mathrm{A}$ |
| Device Dissipation PD | - | 9 | 14 | - | 9 | 14 | - | 9 | 14 | mW |
| Input Offset Voltage Temp. Drift $\Delta \mathrm{VIO} / \Delta T$ | - | 4 | - | - | 4 | - | - | 4 | - | $\mu \vee /{ }^{\circ} \mathrm{C}$ |

[^5]
## Linear Integrated Circuits

## CA3420, CA3420A, CA3420B



92CS-34156


Fig. 3 - Output voltage versus load sourcing current.


Fig. 5 - Input noise voltage versus frequency.


Fig. 2 - Output-voltage-swing and common-mode input-voltage range versus supply voltage.


Fig. 4 - Output voltage versus load sinking current.


Fig. 6 - Open-loop gain and phase-shift response.

## Appilication Circults

## Picoameter Circult

The exceptionally low input current (typically 0.2 pA ) makes the CA3420 highly suited for use in a picoameter circuit. With orly a single 10 K megohm resistor, this circuit covers the range from $\pm 1.5 \mathrm{pA}$. Higher current ranges are possible with suitable switching techniques and current scaling resistors. Input transient protection is provided by the 1 -megohm resistor in series with the input. Higher current ranges require that this resistor be reduced. The 10-megohm resistor connected to pin 2 of the CA3420 decouples the potentially high input capacitance often associated with lower current circuits and reduces the tendency for the circuit to oscillate under these conditions.

## High-Input-Resistance Voltmeter

Advantage is taken of the high input impedance of the CA3420 in a high-input-resistance dc voltmeter. Only two 1.5 V "AA" type penlite batteries power this exceedingly high-input resistance ( $>1,000,000$-megohms) dc voltmeter. Full-scale deflection is $\pm 500 \mathrm{mV}$, $\pm 150 \mathrm{mV}$, and $\pm 15 \mathrm{mV}$. Higher voltage ranges are easily added with external input voltage attenuator networks.

The meter is placed in series with the gain network, thus eliminating the meter temperature coefficient error term.

Supply current in the standby position with the meter undeflected is $300 \mu \mathrm{~A}$. At full-scale deflection this current rises to $800 \mu \mathrm{~A}$. Carbon-zinc battery life should be in excess of 1,000 hours.



Fig. 7 - Picoameter circuit.


92CS-34004

Fig. 8 - High input resistance voltmeter.

The layout represents a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3} \mathrm{inch}$ ).


# BiMOS Precision Operational Amplifier 

Features

- Low VIO: $75 \mu \mathrm{~V}$ max. (CA3493B)
$200 \mu V$ max. (CA3493A)
$500 \mu \mathrm{~V}$ max. (CA3493)
- Low $\Delta V_{/ O} / \Delta T: 2 \mu V /{ }^{\circ} \mathrm{C}$ max. (CA3493B)
$3 \mu V /{ }^{\circ} \mathrm{C}$ max. (CA3493A)
$5 \mu V /{ }^{\circ} \mathrm{C}$ max. (CA3493)
- Low IIO and II
- Low $\Delta / / O / \Delta T$ : $50 p A /{ }^{\circ} \mathrm{C}$ max. (CA3493B)
$150 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ max. (CA3493)
- Low $\Delta / / / \Delta T: 0.5 n A /{ }^{\circ} \mathrm{C}$ max. (CA3493B)
$3.7 n A /{ }^{\circ} \mathrm{C}$ max. (CA3493)

The CA3493B, CA3493A and CA3493 are uitra-stable, precision-instrumentation, operatlonal amplifiers that employ both PMOS and bipolar transistors on a single monolithic chip. The CA3493-series amplifiers are internally phasecompensated and provide a gainbandwidth product of 1.2 MHz . They are pin-compatible with many industrial types such as 725, 108A, OP-5, OP-7, LM11 and LM714 where positive nulling is employed.

Because of their low offset voltage and low offset voltage-versus-temperature coefficient, the CA3493-series amplifiers have a wider range of applications than most op amps and are particularly well suited for use as thermocouple amplifiers, high-gain filters, buffers, strain-gauge bridge amplifiers and precision voltage references.

The three types in the CA3493 series are functionally identical. The CA3493B, however, operates from supply voltages of $\pm 3.5 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ and has an operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The CA3493 and CA3493A operate from supply voitages of $\pm 3.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ and have operating temperature ranges of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, respectiveiy.

The CA3493-series types are supplied in standard 8-iead TO-5-styie (T suffix), 8 -lead duai-In-line formed lead TO-5-styie

- Extremely high gain:

120 dB min. (CA3493B) 110 dB min. (CA3493A) 100 dB min. (CA3493)

- Low VIO vs. time
- High CMRR and PSRR
- Internally compensated: 1.2-MHz gainbandwidth product
■ Low input noise: 0.1 Hz to 10 Hz
Noise voltage: $0.36 \mu V_{p-p}$ typ.
Noise current: $12 p A_{p-p}$ typ.


## Applications

- Thermocouple preamplifiers
- Strain-gauge bridge amplifiers
- Summing amplifiers
- Differential amplifiers
- Bilateral current sources
- Log amplifiers
- Differential voltmeters
- Precision voltage references
- Active filters
- Buffers
- Integrators
- Sample-and-hold circuits
- Low frequency filters
(DIL.CAN-S suffix) and 8 -iead dual-inline plastic (Mini-DIP-E suffix) packages.


## Circuit Description

The block diagram of the CA3493 amplifler, FIg. 2, shows the voltage galn and supply current for each of its four ampilfier stages. Simpiified and compiete schematic diagrams of the CA3493 amplifler are shown In Figs. 3 and 4, respectively.

Absolute-Maximum Ratings, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

|  | CA3493B | CA3493A | CA3493 |  |
| :--- | :---: | :---: | :---: | ---: |
| DC Suppiy Voitage $\ldots \ldots \ldots \ldots \ldots \ldots \ldots$ | $\pm 22$ | $\pm 18$ | $\pm 18$ | $V$ |
| Differentiai-Mode input Voitage $\ldots \ldots \ldots \ldots$ | $\pm 5$ | $\pm 5$ | $\pm 5$ | $V$ |
| Common-Mode DC input Voitage $\ldots \ldots \ldots \ldots$ | $(V+-4), V-$ | $(V+-4), V-$ | $(V+-4), V-$ | $V$ |
| input Terminai Current $\ldots \ldots \ldots \ldots \ldots \ldots$ | 1 | 1 | 1 | $m A$ |


| Device Dissipation |  |  |  |
| :---: | :---: | :---: | :---: |
| Without Heat Sink |  |  |  |
| Up to $55^{\circ} \mathrm{C}$ | 630 | 630 | 630 mW |
| Above $55^{\circ} \mathrm{C}$ |  | Derate Lineariy 6.67 | $7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Temperature Range | - 55 to 125 | - 25 to 85 | 0 to $70^{\circ} \mathrm{C}$ |
| Output Short-Circuit Duration* | indefinite | indefinite | Indefinite |
| Lead Temperature (During Soldering) at distance of $1 / 16 \mathrm{in} . \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 |  |  |  |
| seconds max. ...... | $\pm 265$ | $\pm 265$ | $\pm 265{ }^{\circ} \mathrm{C}$ |

*Short circuit may be appiled to ground or to either suppiy.


S AND T SUFFIX


E SUFFIX

92Cs-33660
92Cs-33659
Fig. 1 - Functional diagram of CA3493 series.


Fig. 2 - Block diagram of CA3493 series.

## CIrcult Description (cont'd)

A quad of physicaily cross-connected $n-p-n$ transistors comprise the input-stage differential pair (Q1,Q2 in Figs. 3 and 4); this arrangement contributes to the iow input offset-voltage characteristics of the amplifier. The uitra-high gain provided in the first stage ensures that subsequent stages cannot significantiy infiuence the
overaii offset-voitage characteristics of the ampiifier. High ioad impedances for the input-stage differentiai pair (Q1,Q2) are provided by the cascode-connected $\mathrm{p}-\mathrm{n}-\mathrm{p}$ transistors Q3,Q5 and Q4,Q6, thereby contributing to the high gain developed in the stage.
The second stage of the amplifier consists of a differentiai ampiifier empioying PMOS/FETS (Q7,Q8 in Figs. 3 and 4) with

## CA3493, CA3493A, CA3493B

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}+=15 \mathrm{~V}$ and $\mathrm{V}-=15 \mathrm{~V}$ uniess otherwlse specifled.

| CHARACTERISTIC | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3493B |  |  | CA3493A |  |  | CA3493 |  |  |  |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage, \|VIO | - | 40 | 75 | - | 140 | 200 | - | 300 | 500 | $\mu \mathrm{V}$ |
| VIO © Max.Temp. | - | - | 275 | - | - | 380 | - | - | 725 | $\mu \mathrm{V}$ |
| Input Offset Voltage Temp.Coefficient, $\Delta \mathrm{V}_{\mathrm{IO}} / \Delta \mathrm{T}$ (Over specified temperature range for each device) | - | 0.60 | - 2 | - | 1 | 3 | - | 1 | 5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, 10 | - | 1 | 3 | - | 3 | 5 | - | 5 | 10 | nA |
| \|liol © Max.Temp. | - | - | 8 | - | - | 11 | - | - | 17 | nA |
| Input Offset <br> Current Temp. <br> Coefficient, $\Delta_{1} \mathrm{O} / \Delta \mathrm{T}$ (Over specified temperature range for each device) | - | 0.01 | 0.05 | - | 0.03 | 0.10 | - | 0.04 | 0.15 | $n A /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, II | - | 6 | 15 | - | 10 | 20 | - | 20 | 40 | nA |
| \|IB| (1) Max.Temp. | - | - | 60 | - | - | 83 | - | - | 207 | nA |
| Input Bias <br> Current Temp. <br> Coefficient, $\Delta l_{1} / \Delta T$ | - | 0.08 | 0.50 | - | 0.10 | 1.18 | - | 0.15 | 3.70 | $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |
| Input Noise Voltage, en p-p ( 0.1 to 10 Hz ) | - | 0.36 | 0.60 | - | 0.36 | - | - | 0.36 | - | $\mu \mathrm{V}$ p-p |
| Input Noise Voltage Density, $\mathrm{e}_{\mathrm{n}}$ $\begin{aligned} \mathrm{f}_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =1000 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =10 \mathrm{kHz} \\ \mathrm{f}_{\mathrm{o}} & =00 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & 24 \\ & 24 \\ & 22 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 45 \\ & 45 \\ & 45 \\ & 40 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & 24 \\ & 24 \\ & 22 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \\ & 24 \\ & 24 \\ & 22 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\frac{n V I}{\sqrt{\mathrm{~Hz}}}$ |
| Input Noise <br> Current, in p-p <br> $(0.1$ to 10 Hz$)$ <br> per | - | 12 | 20 | - | 12 | 20 | - | 12 | 20 | pA p-p |
| Input Noise Current Density, in $\begin{aligned} & \mathrm{f}_{0}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{0}=1000 \mathrm{~Hz} \\ & \mathrm{f}_{0}=10 \mathrm{kHz} \\ & \mathrm{f}_{0}=100 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 0.83 \\ & 0.80 \\ & 0.75 \\ & 0.72 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & 2.30 \\ & 1.20 \\ & 1.00 \\ & 0.80 \\ & 0.80 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 0.83 \\ & 0.80 \\ & 0.75 \\ & 0.72 \\ & 0.60 \\ & \hline \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{array}{\|l\|} \hline 0.83 \\ 0.80 \\ 0.75 \\ 0.72 \\ 0.60 \\ \hline \end{array}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | $\frac{\mathrm{pA}}{\sqrt{\mathrm{Hz}}}$ |

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}+=15 \mathrm{~V}$ and $\mathrm{V}-=15 \mathrm{~V}$ (Cont'd) unless otherwise specifled.

| CHARACTERISTIC | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3493B |  |  | CA3493A |  |  | CA3493 |  |  |  |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Common-Mode Input Voltage Range, VICR | - 12 | $\begin{array}{\|c\|} \hline-13.5 \\ \text { to } \\ 11.5 \\ \hline \end{array}$ | 10 | -12 | $\begin{array}{\|c} \hline-13.5 \\ \text { to } \\ 11.5 \\ \hline \end{array}$ | 10 | -12 | $\begin{array}{\|c\|} \hline-13.5 \\ 10 \\ 11.5 \\ \hline \end{array}$ | 10 | V |
| Common-Mode | 120 | 130 | - | 110 | 115 | - | 100 | 110 | - | dB |
| $\left(V_{C M}=V_{I C R}\right)$ |  | 0.316 | 1 |  | 1.78 | 3.16 |  | 3.16 | 10 | $\mu \mathrm{V} / \mathrm{V}$ |
| Power Supply Rejection Ratio, | 110 | 130 | - | 100 | 130 | - | 100 | 130 | - | dB |
| PSRR, $\Delta V_{1} / \Delta V^{ \pm}$ |  | 0.316 | 3.16 |  | 0.316 | 10 |  | 0.316 | 10 | $\mu \mathrm{V} / \mathrm{V}$ |
| Maximum Output Voltage Swing ( $R_{L} \geqslant 2 \mathrm{KQ}$ ) | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | V |
| Large-Signal |  |  |  |  |  |  |  |  |  |  |
| Voltage Gain |  |  |  |  |  |  |  |  |  |  |
| $\left(V_{0}= \pm 10\right)$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{L}} \geqslant 1 \mathrm{KQ}$ | - | 115 | - | - | - | - | - | - | - |  |
| $\mathrm{R} \geqslant \geqslant 2 \mathrm{KQ}$ | 120 | 125 | - | 110 | 115 | - | 100 | 110 | - | dB |
| $\mathrm{R}_{\mathrm{L}} \geqslant 10 \mathrm{KQ}$ | - | 130 | - | - | 125 | - | - | 115 | - |  |
| Short-Circuit Output Current to the Opposite Rail, $\mathrm{IOM}^{+}, \mathrm{IOM}^{-}$ | -25 | $\pm 7$ | 25 | -25 | $\pm 7$ | 25 | -25 | $\pm 7$ | 25 | mA |
| Slew Rate, SR $\left(R_{L} \geqslant 2 \mathrm{KQ} ;\right.$ <br> Unity Gain Voltage Follower) | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | $\mathrm{V} / \mathrm{\mu s}$ |
| Gain-Bandwidth |  |  |  |  |  |  |  |  |  |  |
| Product, $\mathrm{f}_{\mathrm{t}}$ $\mathrm{AOL}=0 \mathrm{~dB}$ |  |  |  |  |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | - | 1.20 | - | - | 1.20 | - | - | 1.20 | - | MHz |
| $C_{L}=100 \mathrm{pF}$ |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=20 \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
| Small-Signal |  |  |  |  |  |  |  |  |  |  |
| Transient Response, $\mathrm{t}_{\mathrm{r}}$ $\begin{aligned} & \left(V_{I N}=20 \mathrm{mV} \mathrm{p}-\mathrm{p},\right. \\ & \overline{\mathrm{f}}=1 \mathrm{kHz} \end{aligned}$ | - | 0.29 | - | - | 0.29 | - | - | 0.29 | - | $\mu \mathrm{S}$ |
| Supply Current, $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=\infty \\ & \mathrm{V}+=15, \\ & \mathrm{~V}-=-15 \end{aligned}$ | - | 2.3 | 3.5 | - | 2.3 | 3.5 | - | 2.3 | 3.5 | mA |
| Temperature Range | -55 | - | 125 | -25 | - | 85 | 0 | - | 70 | ${ }^{\circ} \mathrm{C}$ |

## CA3493, CA3493A, CA3493B



Fig. 3 - CA3493 simplified schematic diagram.


Fig. 4 - Schematic diagram of CA3493 series.

## Operationai Amplifiers

## CA3493, CA3493A, CA3493B

## Circuit Description (cont'd)

appropriate drain loading. Since Q7 and Q8 are MOS/FETs, their loading on the first stage is quite low, thereby making an additional contribution to the high gain developed in the first stage. The second stage is also configured to convert Its differential signal to a singie-ended output signal by means of current mirror D9,Q30 (Figs. 3 and 4) to drive subsequent galn stage.
The third stage of the amplifier consists of Darlington-connected $n-p \cdot n$ transistors (Q17,Q19 in Figs. 3 and 4), driving the quasi-complementary Class AB output stage (Q14 and Q15, Q16 in Figs. 3 and 4). Output-stage short-clrcult protection is activated by voltage drops developed


Fig. 5 - Typical input offset-voltage temperature characteristic for CA3493 series.


Fig. 7 - Typical input bias current vs. temperature
across the $60-\mathrm{hm}$ resistors adjacent to the output terminal (R9 and R10, Fig. 4). When the voltage drop developed across either of these resistors reaches a potential equal to 1 V be, the respective protective transistor (Q12 or Q13) is activated and shunts the base drive from the bases of the output stage transistors (Q14 and Q15,Q16).
internal frequency compensation for the CA3493 amplifier is provicled by two internal networks, a 6-pF capacitor connected between the input-stage transistor collectors and the node between the third and output stages and a second network, consisting of a $20-\mathrm{pF}$ capacitor In series with a $7.5 \cdot \mathrm{KQ}$ resistor connected between the input and output nodes of the third stage.


Fig. 6 - Input offset voltage vs. time.


Fig. 8 - Typical input offset current vs. temperature.

## Linear Integrated Circults

## CA3493, CA3493A, CA3493B



Fig. 9 - Input nolse voltage and current density vs. frequency.


Fig. 11 - Open-loop gain and phase-shift response for CA3493B.


Fig. 13 - Open-loop gain vs. temperature for CA3493 serles.



Fig. 10 - Power supply voltage (V+,V-) vs. supply current.


Fig. 12 - Open-loop gain vs. power-supply voltage.


Fig. 15 - Output-voltage-swing capability and common-mode input-voltage vs. supply voltage.

Fig. 14 - Maximum undistorted output voltage vs. frequency.

## Offset Voltage Nulling

The input offset voltage can be nulled to zero by any of the three methods shown in the table below. A 10K potentlometer between terminals 1 and 8, with its wiper returned to $\mathrm{V}^{+}$, will provide a gross nulling for all types. For finer nulling, either of
the other two circuits shown below may be used, thus providing simpler improved resolution for all types.

CAUTION: The CA3493 amplifiers will be damaged if they are plugged into op-amp circults employing nulling with respect to the $\mathrm{V}^{-}$supply bus.

Offset Voltage Nulling

| Offset Nulling Clicults |  |  | $\underbrace{(1)}_{i k}\}_{i}^{v+}$ |
| :---: | :---: | :---: | :---: |
| Type | Resistor R Value | Resistor R Value | Resistor R Value |
| $\begin{aligned} & \text { CA3493B } \\ & \text { CA3493A } \\ & \text { CA3493 } \end{aligned}$ | $\begin{aligned} & 10 \mathrm{~K} \\ & 10 \mathrm{~K} \\ & 10 \mathrm{~K} \end{aligned}$ | $\begin{aligned} & 100 \mathrm{~K} \\ & 50 \mathrm{~K} \\ & 20 \mathrm{~K} \end{aligned}$ | $\begin{gathered} 20 \mathrm{~K} \\ 10 \mathrm{~K} \\ 5 \mathrm{~K} \end{gathered}$ |
|  | Gross Offset Adjustment | Finer Offset Adjustments |  |
|  |  | Circults | 92cs-33672 |

Fig. 16 - Input offset voltage test circuit.


TOP TRACE : INPUT VOLTAGE BOT TOM TRACE : OUTPUT VOLTAGE

$$
\begin{array}{ll}
\text { VERT. }: \frac{10 \mathrm{~V}}{\mathrm{DIV}} & \mathrm{~V}^{+}=15 \mathrm{~V} \\
\mathrm{~V}^{-}=-15 \mathrm{~V}
\end{array}
$$

92CS-32989

Fig. 17-Inverting amplifier (a) test circuit (b) response to $1-\mathrm{kHz}, 20-\mathrm{V}-\mathrm{p}$ square wave.

## CA3493, CA3493A, CA3493B



Fig. 18 - Voltage follower (a) test circuit (b) response to $20-\mathrm{Vp}-\mathrm{p}, 1-\mathrm{kHz}$ square-wave input.


b

c

Fig. 19 - Low trequency noise (a) test cir-cuit- 0.1 to $10 \mathrm{~Hz}(b)$ output $A$ waveform -o to 10 Hz noise (c) output $B$ waveform-0 to 10 Hz noise.

## Application Circults



Fig. 20-Typical two-op amp bridge-type differential amplifier.


ALL RESISTORS ARE $1 \%$
IF RI $=$ R3 AND R2 $\approx$ R4 4 R5 THEN
$I_{L}$ IS INDEPENDENT OF VARIATIONS IN $R_{L}$
FOR $R_{L}$ VALUES OF $O \Omega$ TO $3 \mathrm{k} \Omega$ WITHV I IV
$I_{L}=\frac{V R 4}{R 3 R 5}=\frac{V 1 M}{(2 M)(1 K)}=\frac{V}{2 K}=500 \mu \mathrm{~A}$
92cs-33678
Fig. 22 - Using CA3493B as a bilateral current source.

$V_{\text {OUT }}=V_{2}\left(\frac{R 4}{R 3+R 4}\right)\left(\frac{R I+R 2}{R 1}\right)-v_{1}\left(\frac{R 2}{R 1}\right)$
$I F R 4=R 2, R 3=R I A N D \frac{R 2}{R 1}=\frac{R 4}{R 3}$

THEN $V_{O U T}=\left(V_{2}-V_{1}\right)\left(\frac{R 2}{R 1}\right)$
FOR VALUES ABOVE VOUT $=2\left(V_{2}-V_{1}\right)$
IF $A V$ IS TO $\mathbf{B E}$ MADE I AND IF $R I=R 3=R 4=R$
WITH R2 $=0.999$ R ( $0.1 \%$ MISMATCH IN R2)

THEN $V_{O C M}=0.0005 V_{I N}$ OR CMRR $=66 \mathrm{~dB}$
THUS. THE CMRR OF THIS CIRCUIT IS LIMITED BY THE MATCHING OR MISMATCHING OF THIS NETWORK RATHER THAN THE AMPLIFIER

92cs-33677
Fig. 21 - Differential amplifier (simple subtractor) using CA3493B.


Fig. 23 - Typical summing amplifier application.

## Linear Integrated Circuits

## CA3493, CA3493A, CA3493B

The CA3493B is an excellent choice for use with thermocouples. In Fig. 24, the CA3493B amplifies the signal generated 500 times. The three 22 -megohm resistors
will provide full-scale output if the thermocouple opens.


Fig. 24 - The CA3493B used in a thermocouple circuit.


# Operational Amplifiers 

CA6078AT - Micropower Type<br>CA6741T - General-Purpose Type

For Applications where Low Noise (Burst $+1 / \mathrm{f}$ ) is a Prime Requirement

Virtually free from "popcorn" (burst) noise: device rejected if any noise burst exceeds $20 \mu \mathrm{~V}$ (peak), referred to input over a 30 -second time period.

RCA-CA6078AT and CA6741T* are low-noise linear IC operational amplifiers that are virtually free of "popcorn" (burst) noise.
These low-noise versions of the CA3078AT and CA3741T are a result of improved processing developments and rigid burst-noise inspection criteria. A highly selective test circuit (See Fig. 2) assures that each type meets the rigid low-noise standards shown in the data section. This low-burst-noise property also assures excellent performance throughout the $1 / f$ noise spectrum.
In addition the CA6078AT and CA6741T offer the same features incorporated in the CA3078AT and CA3741T respectively, including output short-circuit protection, latch-free operation, wide common-mode and differentialmode signal ranges, and low-offset nulling capability.

For detailed data, characteristics curves, schematic diagram, dimensional outline, and test circuits, refer to the Operational Amplifier Data Bulletins File No. 531 and 535. In addition, for details of considerations in burst-noise measurements, refer to Application Note, ICAN-6732, "Measurement of Burst ("Popcorn') Noise in Linear IC's'". The CA6078AT and CA6741T utilize the hermetically sealed 8 -lead TO-5 type package. The CA6078AT and the CA6741T can also be supplied on request with dual-in-line formed leads. These types are identified as the CA6078AS and CA6741S. This formed-lead configuration conforms to that of the 8-lead dual-in-line (Mini-Dip) package. For terminal arrangements, see page 4.

[^6]

NOTE PIN 4 IS CONNECTED TO CASE

92Cs-20297

## Features:

- Internal phase compensation
- Input bias current: 500 nA max.
- Input offset current: 200 nA max.
- Open-loop voltage gain: 50,000 (94 dB) min.
- Input offset voltage: 5 mV max.

CA6741T

## Applications:

- Low-noise AC amplifier
- Narrow-band or band-pass filter
- Integrator or differentiator
- DC amplifier
- Summing amplifier


## LInear Integrated Circuits

## CA6078, CA6741

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

|  | CA6741T | CA6078AT |
| :---: | :---: | :---: |
| DC Supply Voltage (between $\mathrm{V}^{+}$and V - terminals) | 44 V | 36 V |
| Differential-Mode Input Voltage | $\pm 30 \mathrm{~V}$ | $\pm 6 \mathrm{~V}$ |
| Common-Mode DC Input Voltage ${ }^{\text {A }}$ | $\pm 15 \mathrm{~V}$ | $\mathrm{V}^{+}$to V - |
| Device Dissipation: |  |  |
| Up to $75^{\circ} \mathrm{C}$ (CA6741T), Up to 1250 (CA6078AT) | 500 mW | 250 mW |
| Above $75^{\circ} \mathrm{C}$. | Derate linearly $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | - |
| Temperature Range: |  |  |
| Operating. | -55 to $+125^{\circ} \mathrm{C}$ | -55 to $+125^{\circ} \mathrm{C}$ |
| Storage | -65 to $+150^{\circ} \mathrm{C}$ | -65 to $+150{ }^{\circ} \mathrm{C}$ |
| Output Short-Circuit Duration ${ }^{\text {® }}$ | No limitation | No limitation |
| Lead Temperature (During soldering): |  |  |
| At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max. | $300{ }^{\circ} \mathrm{C}$ | $300{ }^{\circ} \mathrm{C}$ |

[^7]

Fig.1-Typ. waveforms of type with high burst noise and type controlled for burst noise.


Fig.2-Block diagram of burst-noise "popcorn" test equipment.

## Operational Amplifiers CA6078, CA6741

ELECTRICAL CHARACTERISTICS - CA6078AT, For Equipment Design.

| CHARACTERISTICS | SYMBOLS | TEST CONDITIONS <br> Supply Volts: $\mathrm{V}^{+}=6, \mathrm{~V}^{-}=-6$ $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{Q}}=20 \mu \mathrm{~A}$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| Noise Characteristic |  |  |  |  |  |  |
| "Popcorn" <br> (Burst) Noise |  | $\begin{aligned} & \text { Bandwidth }=1 \mathrm{kHz} \\ & \mathrm{R}_{\mathrm{S} 1}=\mathrm{R}_{\mathrm{S} 2}=200 \mathrm{k} \Omega \end{aligned}$ | Device is rejected if the total noisevoltage (burst $+1 /$ f), referred to input, exceeds $20 \mu \mathrm{~V}$ peak, during a $30-\mathrm{sec}$. test period |  |  |  |

Principal Characteristics (For detailed Electrical Characteristics refer to CA3078AT Data Bulletin, File No. 535.)

| Input Offset Voltage | V10 | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 0.7 | 3.5 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current | 110 |  | - | 0.5 | 2.5 | $n \mathrm{~A}$ |
| Input Bias Current | IIB |  | - | 7 | 12 | nA |
| Open-Loop Differential | AOL | $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega$ | 40,000 | 100,000 | - |  |
| Voltage Gain |  | $\mathrm{V}_{\mathrm{O}}= \pm 4 \mathrm{~V}$ | 92 | 100 | - | dB |
| Common-Mode Input Voltage Range | VICR | $\mathrm{V}^{+}=\mathrm{V}-=15 \mathrm{~V}$ | $\pm 14$ | - | - | V |
| Common-Mode Rejection Ratio | CMRR | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 80 | 115 | - | dB |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}(\mathrm{P}-\mathrm{P})$ | $R_{L} \geq 10 \Omega$ | $\pm 13.7$ | $\pm 14.1$ | - | V |
|  |  | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | - | $\pm 14$ | - |  |
| Supply Current | 10 |  | - | 20 | 25 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS - CA6741T, For Equipment Design.

| - CHARACTERISTICS | SYMBOLS | TEST CONDITIONS <br> Supply Volts; $\mathrm{V}^{+}=15, \mathrm{~V}-=-15$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| Noise Characteristic |  |  |  |  |  |  |
| "Popcorn" <br> (Burst) Noise |  | $\begin{aligned} & \text { Bandwidth }=1 \mathrm{kHz} \\ & \mathrm{R}_{\mathrm{S} 1}=\mathrm{R}_{\mathrm{S} 2}=100 \mathrm{k} \Omega \end{aligned}$ | Device is rejected if the total noise voltage (burst $+1 / \mathrm{f}$ ), referred to input, exceeds $20 \mu \mathrm{~V}$ peak, during a $30-\mathrm{sec}$. test period. |  |  |  |
| Principal Characteristics (For detailed Electrical Characteristics refer to CA3741T Data Bulletin, File No. 531.) |  |  |  |  |  |  |
| Input Offset Voltage | V10 | RS $\leq 10 \mathrm{k} \Omega$ | - | 1 | 5 | mV |
| Input Offset Current | 110 |  | - | 20 | 200 | nA |
| Input Bias Current | IIB |  | - | 80 | 500 | nA |
| Open-Loop Differential | AOL | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 50,000 | 200,000 | - |  |
|  |  | $\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 94 | 106 | - | dB |
| Common-Mode Input Voltage Range | VICR |  | $\pm 12$ | $\pm 13$ | - | V |
| Common-Mode Rejection Ratio | CMRR | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 70 | 90 | - | dB |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}(\mathrm{P}-\mathrm{P})$ | $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 14$ | - | V |
|  |  | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 10$ | $\pm 13$ |  |  |
| Supply Current | 10 |  | - | 1.7 | 2.8 | mA |

## Linear integrated Circuits

CA6078, CA6741


Fig.3-iN vs. Frequency for CA6078AT.


Fig.6-EN vs. Frequency for CA6741T.
 Fig.4-EN vs. Frequency for CA6078AT.

Fig. 1-Test block diagram for $E_{N}$.

 Fig.5-IN vs. Frequency for CA6741T.


Fig.8-Test block diagram for $/ \mathbf{N}$.

## CA080, CA081, CA082, CA083, CA084 Series

 BIMOS Operational AmplifiersWith MOS/FET Input, Composite Bipolar/MOS Output
SIngle Amplifler: CA080, CA081
Dual Amplifier: CA082, CA083
Quad Amplifier: CA084
Features:

- Very low input bias and offset currents
- Input impedance typically $1.5 \times 10^{12} \Omega$
- Low input offset voltage
- Wide common-mode input voltage range
- Low power consumption
- Fast slew rate
- Unity-gain bandwidth $=5 \mathrm{MHz}$ (typ.)
- Wide output voltage swing

The RCA-CA080, CA081, CA082, CA083, and CA084 BiMOS operational amplifiers combine the advantages of MOS and bipolar transistors on the same monolithic chip. The gateprotected MOS/FET (PMOS) input transistors provide high input impedance and a wide common-mode input voltage range. The bipolar and MOS output transistors allow a wide output voltage swing and provide a high output current capability.

## Package Selection Chart

| Type No. | Package Type \& Sufíl |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 8L TO-5 | DIL-CAN | MInI-DIP | 14L DIP |
| CA080 | $T$ | S | E |  |
| CA080A | T | S | E |  |
| CA080B |  |  | E |  |
| CA080C | $T$ | S |  |  |
| CA081 | T | S | E |  |
| CA081A | T | S | E |  |
| CA081B |  |  | E |  |
| CA081C | $T$ | S |  |  |
| CA082 | T | S | E |  |
| CA082A | T | S | E |  |
| CA082B |  |  | E |  |
| CA082C | T | S |  |  |
| CA083 |  |  |  | E |
| CA083A |  |  |  | E |
| CA083B |  |  |  | E |
| CA084 |  |  |  | E |
| CA084A |  |  |  | E |
| CA084B |  |  |  | E |

- Low distortion
- Continuous short circuit protection
- Direct replacement for industry type TL080 series in most applications


## Appilcations:

- Inverters
- High-Q notch filters
- IC preamplifiers
- Unity Gain Absolute Value Amplifiers
- Sample and hold amplifiers
- Active filters

The CA080 is externally phase-compensated, and the CA081, CA082, CA083, and CA084 are internally phasecompensated. All types except the CA082 have provisions for external offset nulling.
The CA080, CA081, CA082, CA083, and CA084 are available in chip form (H Suffix).

Operating Temperature Ranges:

| $-\mathbf{5 5}$ to $+125^{\circ} \mathbf{C}$ | $\underline{0}$ to $+70^{\circ} \mathbf{C}$ |
| :--- | :--- |
| CA080T, CA080S | CA080CT, CA080CS |
| CA080AT, CA080AS | CA080BE |
| CA081T, CA081S | CA081CT, CA081CS |
| CA081AT, CA081AS | CA081BE |
| CA082T, CA082S | CA082CT, CA082CS |
| CA082AT, CA082AS | CA082BE |
|  | CA083BE, CA083AE |
|  | CA083BE |
|  | CA084, CA084AE |
|  | CA084BE |

## Linear Integrated Circuits

## CA080, CA081, CA082, CA083, CA084 Series

MAXIMUM RATINGS, Absolute Maximum Values:


- The output may be shorted to ground or either supply if the maximum temperature and dissipation ratings are observed.


Fig. 1 - Schematic diagram of the CA080, CA081, CA082, CA083, and CA084.

## CA080, CA081, CA082, CA083, CA084 Series

| Texas instruments |  | RCA |  |
| :---: | :---: | :---: | :---: |
| Suffix | Description | Suffix | Description |
| AGJG | Ceramic DIL | AS | DiLCAN TO-5 |
| ACL | TO-5 | AT | TO-5 |
| ACN | Plastic DIL | AE | Plastic DIL |
| ACP | Plastic DIL | AE | Plastic DIL |
| CJG | Ceramic DIL | CS | DiLCiAN TO-5 |
| CL | TO-5 | CT | TO-5 |
| CN | Plastic DIL | E | Plastic DIL |
| CP | Plastic DIL | E | Plastic DiL |
| IJG | Ceramic DIL | S | DILCAN TO-5 |
| IL | TO-5 | T | TO-5 |
| IP | Plastic DIL | E | DILCAAN TO-5 |
| MJG | Ceramic DIL | S | DILCiAN TO-5 |
| ML | TO-5 | T | TO-5 |
| AML | TO-5 | AT | TO-5 |
| BCP | Plastic DIL | BE | Plastic DIL |



NOTE PIN 4 IS CONNECTED TO CASE TOP VIEW

CA080
T, S Suffixes


NOTE: PIN 4 IS CONNECTED TO CASE
TOP VIEW

92CS-33186

## CA081

T, S Suffixes


CA082
T, $\mathbf{S}$ Suffixes


92Cs-23999

## CA080

 E Suffix

CA081
E Suffix


CA082 E Suffix


CA083
E Suffix
Fig. 2 - Terminal assignments.


## Linear Integrated Circuits

## CA080, CA081, CA082, CA083, CA084 Series

TYPICAL OPERATING CHARACTERISTICS at
$\mathrm{V} \pm=15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | TEST CONDITIONS | VALUE | UNITS |
| :---: | :---: | :---: | :---: |
| Slew Rate at Unity Galn, SR | $\begin{aligned} & V_{I}=10 \mathrm{~V}, \mathrm{RL}_{\mathrm{L}}=2 \mathrm{kQ}, \\ & C_{L}=100 \mathrm{pF}, A V D=1 \end{aligned}$ | 13 | V/4s |
| Rise Time, $\mathrm{t}_{\mathrm{r}}$ | $\begin{aligned} & V_{I}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{kQ}, \\ & C_{L}=100 \mathrm{pF}, A_{\mathrm{A}}=1 \end{aligned}$ | 0.1 | 18 |
| Overshoot Factor |  | 10 | \% |
| Equivalent Input Noise Voltage, $e_{n}$ | $\mathrm{R}_{S}=100 \mathrm{Q}, \mathrm{f}=1 \mathrm{kHz}$ | 40 | $\mathrm{nV} / \mathrm{VHz}^{\text {chen }}$ |

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$
for types supplled In TO-5 style packages (T, S Suffixes). $\mathrm{V}+= \pm 15 \mathrm{~V}$
This does not include CA080C, CA081C, or CA082C. These types are suppiled in TO- 5 packages, but they are specified over the range of 0 to $70^{\circ} \mathrm{C}$, and their limits are the same as those for the CA080, CA081, CA082, and CA083 in plastic packages over the range 0 to $70^{\circ} \mathrm{C}$.


## CA080, CA081, CA082, CA083, CA084 Series



## Linear Integrated Circuits

## CA080, CA081, CA082, CA083, CA084 Series

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{T}_{A}=0$ to $70^{\circ} \mathrm{C}$ for types supplied in plastic duai-In-ine packages ( E Suffix). $\mathbf{V +}= \pm 15 \mathrm{~V}$
The limits for the CA080C, CA081C, and CA082C in TO-5 packages are the same as those for the types in this chart.


## CA080, CA081, CA082, CA083, CA084 Series



Fig. 3 - Noise voltage as a function of frequency.


Fig. 5 - Output voltage as a function of frequency.


Fig. 7 - Output voltage as a function of ambient temperature.


Fig. 9 - Output voltage as a function of supply voltage.


Fig. 4 - Output voltage as a function of frequency.


Fig. 6 - Output voltage as a function of frequency.


Fig. 8 - Output voltage as a function of load resistance.


Fig. 10 - Differential voltage amplification as a function of ambient temperature.

Linear Integrated Circuits

## CA080, CA081, CA082, CA083, CA084 Series



Fig. 11 - Differential voltage amplification as a function of frequency.


Fig. 13 - Supply current as a function of ambient temperature.


92cs-32642
Fig. 15 - Input bias current as a function of ambient temperature.


Fig. 17 - Output voltage as a function of elapsed time.


Fig. 12 - Total power dissipation as a function of ambient temperature.


Fig. 14 - Supply current as a function of supply voltage.


Fig. 16 - Voltage follower large-signal pulse response.


Fig. 18 - Total harmonic distortion as a function of frequency.

## CA080, CA081, CA082, CA083, CA084 Series



Fig. 19 - Unity-gain amplifier.


Fig. 20-10X inverting amplifier.



92CS-32649

Fig. 21 - Input-offset voltage null circuits.


Fig. 22 - IC preamplifier.


92Cs-32651
Fig. 23 - Unity-gain absolute-value amplifier.

## CA080, CA081, CA082, CA083, CA084 Series



Fig. 24 - Inverting amplifier with single-pole compensation and offset adjustment.


Fig. 25 - High Q notch filter.


92C3-32817R1

Fig. 26 - Basic current amplifier for low-current measurement systems.

## CURRENT AMPLIFIER

The low input-terminal current needed to drive the CA081 makes it Ideal for use in current-amplifier applications such as the one shown in Fig.26. In this circuit, low current is supplied at the input potential as the power supply to load resistor $R_{L}$. Thls load current is increased by the multipilication factor R2/R1, when the load current is monitored by the power supply meter M . Thus, if the load current is 100 $n A$, with values shown, the load current presented to the supply will be $100 \mu \mathrm{~A}$; a much easier current to measure in many systems.

Note that the input and output voltages are transferred at the same potential and only the output current is multipiied by the scale factor.
The dotted components show a method of decoupling the circult from the effects of high output-load capacitance and the potential osciliation in this situation. Essentlally, the necessary high-frequency feedback is provided by the capacitor with the dotted series resistor providing load decoupling.

## CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types



## Dual Operational Amplifiers

## For Commerical, Industrial, and Military Applications

## Features:

- Internal frequency compensation for unity gain
- High de voltage gain - 100 dB typ.
- Wide bandwidth at unity gain - 1 MHz typ.
- Wide power supply range:

Single supply 3 to 30 V
Dual supplies $\pm 1.5$ to $\pm 15 \mathrm{~V}$

- Low supply current - 1.5 mA typ.
- Low input bias current
- Low input offset voltage and current
- Input common-mode voltage range includes ground
- Differental input voltage range equal to $\mathrm{V}+$ range
- Large output voltage swing - 0 to $\mathrm{V}+-1.5 \mathrm{~V}$

The RCA-CA158, CA158A, CA258, CA258A, CA358, CA358A and CA2904 types consist of two independent, high gain, internally frequency compensated operational amplifiers which are designed specifically to operate from a single power supply over a wide range of voltages. They may also be operated from split power supplies. The supply current is basically independent of the supply voltage over the recommended voltage range.
These devices are particularly useful in interface circuits with digital systems and can be operated from the single common 5 Vdc power supply. They are also intended for transducer amplifiers, dc gain blocks and many other
conventional op amp circuits which can benefit from the single power supply capability.
The CA158, CA158A, CA258, CA258A, CA358, CA358A, and CA2904 types are supplied in 8-lead dual-in-line plastic packages (MINI-DIP, E suffix), 8-lead TO-5 style packages with standard leads (T suffix), and with dual-in-line formed leads (DIL-CAN, S suffix). The CA358 is also supplied in chip form (H suffix).

The CA158, CA158A, CA258, CA258A, CA358, CA358A, and CA2904 types are an equivalent to or a replacement for the industry types $158,158 A, 258,258 \mathrm{~A}, 358,358 \mathrm{~A}$, and CA2904.


Fig. 1 - Functional diagram for CA158, CA258, and CA358 S- and $T$-suffix types.


Fig. 2 - Functional diagram for CA158, CA258, CA358, and CA2904 E-suffix types.

## Linear Integrated Circuits

## CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$


+ This input current will only exist when the voltage at any of the input leads is driven negative. This current is due to the collector-base junction of the input p-n-p transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral n-p-n parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the amplifiers to go to the $\mathrm{V}^{+}$ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This transistor action is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 V dc.
* The maximum output current is approximately 40 mA independent of the magnitude of $\mathrm{V}^{+}$. Continuous short circuits at $\mathrm{V}^{+}>15 \mathrm{~V}$ can cause excessive power dissipation and eventual destruction. Short circuits from the output to $\mathrm{V}^{+}$can cause overheating and eventual destruction of the device. Destructive dissipa tion can result from simultaneous short circuits on both amplifiers.


Fig. 3 - Schematic diagram - one of two operational amplifiers.

CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types
electrical characteristics (Values Apply For Each Operational Amplifier)

| CHARACTERISTIC | TEST CONDITIONS | LIMITSCA158A (E, T, S) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply Voltage $\left(\mathrm{V}^{+}\right)=5 \mathrm{~V}$ Unless Otherwise Specified | Min. | Typ. | Max. |  |
| $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, VIO | Note 3 | - | 1 | 2 | mV |
| Output Voltage Swing, VOPP | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Common-Mode Voltage Range, VICR | Note 2, $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Offset Current, IIO | $1_{1}^{+}-11^{-}$ | - | 2 | 10 | nA |
| Input Bias Current, IIB | $1_{1}^{+}$or $1_{1}{ }^{-}$, Note 1 | - | 20 | 50 | nA |
| Output Current (Source), Io | $\begin{aligned} & V_{1}^{+}=+1 \mathrm{~V}, V_{1}^{-}=0 \mathrm{~V} \\ & V^{+}=15 \mathrm{~V} \end{aligned}$ | 20 | 40 | - | mA |
| Output Current (Sink), Io | $\mathrm{V}_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}==1 \mathrm{~V}, \mathrm{~V}^{+}=15 \mathrm{~V}$ | 10 | 20 | - | mA |
|  | $\begin{aligned} & \mathrm{V}_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=200 \mathrm{mV} \end{aligned}$ | 12 | 50 | - | $\mu \mathrm{A}$ |
| Short Circuit Output Current | $\mathrm{R}_{\mathrm{L}}=0$ (to Ground) Note 4 | - | 40 | 60 | mA |
| Large Signal Voltage Gain, AOL | $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V}$ <br> (For large $\mathrm{V}_{\mathrm{O}}$ swing) | 50 | 100 | - | $\mathrm{V} / \mathrm{mV}$ |
| Common-Mode Rejection Ratio, CMRR | DC | 70 | 85 | - | dB |
| Power Supply Rejection Ratio, PSRR | DC | 65 | 100 | - | dB |
| Amplifier-to-Amplifier Coupling | $f=1$ to 20 kHz (Input referred) | - | -120 | - | dB |
| $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{1} \mathrm{O}$ | Note 3 | - | - | 4 | mV |
| Temperature Coefficient of Input Offset Voltage, $\propto V_{\text {IO }}$ | $\mathrm{R}_{\mathrm{S}}=0$ | - | 7 | 15 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, IIO | $1_{1}^{+}-1_{1}{ }^{-}$ | - | - | 30 | nA |
| Temperature Coefficient of Input Offset Current, $\propto 10$ |  | - | 10 | 200 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, IIB | $1_{1}^{+}$or $1_{1}^{-}$ | - | 40 | 100 | nA |
| Input Common-Mode Voltage Range, VICR | $\mathrm{V}^{+}=30 \mathrm{~V}$, Note 2 | 0 | - | $\mathrm{V}^{+}-2$ | V |
| Supply Current, $\mathrm{I}^{+}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ On All Ampl. | - | 0.7 | 1.2 | mA |
|  | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}^{+}=30 \mathrm{~V}$ | - | 1.5 | 3 |  |

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V . The positive limit of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$, but either or both inputs can go the +32 V without damage.
NOTE 3: $V_{O}=1.4 V_{D C}, R_{S}=0 \Omega$ with $V^{+}$from 5 V to 30 V , and over the full input common-mode voltage range $\left(0 \mathrm{~V}\right.$ to $\left.\mathrm{V}^{+}-1.5 \mathrm{~V}\right)$.
NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of $\mathrm{V}^{+}$. Continuous short circuits at $\mathrm{V}^{+}>15 \mathrm{~V}$ can cause excessive power dissipation and eventual destruction. Short circuits from the output to $\mathrm{V}^{+}$can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

## CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types

ELECTRICAL CHARACTERISTICS (Values Apply for Each Operational Amplifier)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS CA258A (E, T, S) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unless Otherwise Specified | Min. | Typ. | Max. |  |
| $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{\text {IO }}$ | Note 3 | - | 1 | 3 | mV |
| Output Voltage Swing, VOPP | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Common-Mode Voltage Range, VICR | Note 2, $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Offset Current, IIO | $1_{1}^{+}-11^{-}$ | - | 2 | 15 | nA |
| Input Bias Current, IIB | $\mathrm{I}^{+}$or $\mathrm{I}^{-}$, Note 1 | - | 40 | 80 | nA |
| Output Current (Source), Io | $\begin{aligned} & \mathrm{V}_{1}^{+}=+1 \mathrm{~V}, \mathrm{~V}_{1}^{-}=0 \mathrm{~V}, \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \end{aligned}$ | 20 | 40 | - | mA |
| Output Current (Sink), Io | $\mathrm{V}_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-}=1 \mathrm{~V}, \mathrm{~V}^{+}=15 \mathrm{~V}$ | 10 | 20 | - | mA |
|  | $\begin{aligned} & V_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=200 \mathrm{mV} \end{aligned}$ | 12 | 50 | - | $\mu \mathrm{A}$ |
| Short Circuit Output Current | $\mathrm{R}_{\mathrm{L}}=0$ (to Ground) Note 4 | - | 40 | 60 | mA |
| Large Signal Voltage Gain, AOL | $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V}$ <br> (For large $\mathrm{V}_{\mathrm{O}}$ swing) | 50 | 100 | - | $\mathrm{V} / \mathrm{mV}$ |
| Common-Mode Rejection Ratio, CMRR | DC | 70 | 85 | - | dB |
| Power Supply Rejection Ratio, PSRR | DC | 65 | 100 | - | dB |
| Amplifier-to-Amplifier Coupling | $\mathrm{f}=1$ to 20 kHz (Input referred) | - | -120 | - | dB |
| $\mathrm{T}_{A}=-25$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | - | 4 | mV |
| Temperature Coefficient of Input Offset Voltage, $\propto V_{10}$ | $\mathrm{R}_{\mathrm{S}}=0$ | - | 7 | 15 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, IIO | $1_{1}{ }^{+}-11^{-}$ | - | - | 30 | nA |
| Temperature Coefficient of Input Offset Current, $\propto_{10}$ |  | - | 10 | 200 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, IIB | $1_{1}^{+}$or $1_{1}^{-}$ | - | 40 | 100 | nA |
| Input Common-Mode Voltage Range, VICR | $\mathrm{V}^{+}=30 \mathrm{~V}$, Note 2 | 0 | - | $\mathrm{V}^{+}-2$ | V |
| Supply Current, $\mathrm{I}^{+}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ On All Ampl. | - | 0.7 | 1.2 | mA |
|  | $\mathbf{R}_{\mathrm{L}}=\infty, \mathrm{V}^{+}=30 \mathrm{~V}$ | - | 1.5 | 3 |  |

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V . The positive limit of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$, but either or both inputs can go the +32 V without damage.
NOTE 3: $V_{O}=1.4 V_{D C}, R_{s}=0 \Omega$ with $V^{+}$from 5 V to 30 V , and over the full input common-mode voltage range $\left(0 \mathrm{~V}\right.$ to $\left.\mathrm{V}^{+}-1.5 \mathrm{~V}\right)$.

NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of $\mathrm{V}^{+}$. Continuous short circuits at $\mathrm{V}^{+}>15 \mathrm{~V}$ can cause excessive power dissipation and eventual destruction. Short circuits from the output to $\mathrm{V}^{+}$can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers

## CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types

ELECTRICAL CHARACTERISTICS (Values Apply for Each Operational Amplifier)

| CHARACTERISTIC | TEST CONDITIONS | $\begin{gathered} \text { LIMITS } \\ \text { CA358A (E. T. S) } \end{gathered}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply Voltage ( ${ }^{+}$) $=5 \mathrm{~V}$ Unless Otherwise Specified | Min. | Typ. | Max. |  |
| $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | 2 | 3 | mV |
| Output Voltage Swing, V OPP | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Common-Mode Voltage Range, $\mathrm{V}_{\text {ICR }}$ | Note 2, $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Offset Current, IIO | $1_{1}^{+}-1_{1}{ }^{-}$ | - | 5 | 30 | nA |
| Input Bias Current, IIB | $1_{1}^{+}$or $1_{1}{ }^{-}$, Note 1 | - | 45 | 100 | nA |
| Output Current (Source), 10 | $\begin{aligned} & \mathrm{V}_{1}^{+}=+1 \mathrm{~V}, \mathrm{~V}_{1}^{-}=0 \mathrm{~V} \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \end{aligned}$ | 20 | 40 | - | mA |
| Output Current (Sink), Io | $\mathrm{V}_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-}=1 \mathrm{~V}, \mathrm{~V}^{+}=15 \mathrm{~V}$ | 10 | 20 | - | mA |
|  | $\begin{aligned} & V_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}-=1 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=200 \mathrm{mV} \end{aligned}$ | 12 | 50 | - | $\mu \mathrm{A}$ |
| Short Circuit Output Current | $\mathrm{R}_{\mathrm{L}}=0$ (to Ground) Note 4 | - | 40 | 60 | mA |
| Large Signal Voltage Gain, AOL | $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V}$ <br> (For large $V_{O}$ swing) | 25 | 100 | - | V/mV |
| Common-Mode Rejection Ratio, CMRR | DC | 65 | 85 | - | dB |
| Power Supply Rejection Ratio, PSRR | DC | 65 | 100 | - | dB |
| Amplifier-to-Amplifier Coupling | $\mathrm{f}=1$ to 20 kHz (Input referred) | - | -120 | - | dB |
| $\mathrm{T}_{\mathrm{A}}=0$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, V10 | Note 3 | - | - | 5 | mV |
| Temperature Coefficient of Input Offset Voltage, $\propto \mathrm{V}_{10}$ | $\mathrm{R}_{\mathrm{S}}=0$ | - | 7 | 20 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, IIO | $1_{1}{ }^{+}-1_{1}{ }^{-}$ | - | - | 75 | nA |
| Temperature Coefficient of Input Offset Current, ${ }^{\circ} 10$ |  | - | 10 | 300 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, IIB | $\mathrm{I}^{+}$or $1_{1}^{-}$ | - | 40 | 200 | nA |
| Input Common-Mode Voltage Range, VICR | $\mathrm{V}^{+}=30 \mathrm{~V}$, Note 2 | 0 | - | $\mathrm{V}^{+}-2$ | V |
| Supply Current, $1^{+}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ On All Ampl. | - | 0.7 | 1.2 | mA |
|  | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}^{+}=30 \mathrm{~V}$ | - | 1.5 | 3 |  |

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output
NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V . The positive limit of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$, but either or both inputs can go the +32 V without damage.
NOTE 3: $\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V}_{\mathrm{DC}}, R_{\mathrm{S}}=0 \Omega$ with $\mathrm{V}^{+}$from 5 V to 30 V , and over the full input common-mode voltage range $\left(0 \mathrm{~V}\right.$ to $\left.\mathrm{V}^{+}-1.5 \mathrm{~V}\right)$.
NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of $\mathrm{V}^{+}$. Continuous short circuits at $\mathrm{V}^{+}>15 \mathrm{~V}$ can cause excessive power dissipation and eventual destruction. Short circuits from the output to $\mathrm{V}^{+}$can cause overheating and eventual destruction of thedevice. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

Linear Integrated Circuits

## CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types

electrical characteristics (Values Applv for Each Operational Amplifier)

| CHARACTERISTIC | TEST CONDITIONS | $\begin{gathered} \text { LIMITS } \\ \text { CA158 (E, T, S) } \\ \text { CA258 (E,T, S) } \end{gathered}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unless Otherwise Specified | Min. | Typ. | Max. |  |
| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | 2 | 5 | mV |
| Output Voltage Swing, VOPP | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Common-Mode Voltage Range, $\mathrm{V}_{\text {ICR }}$ | Note 2, $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Offset Current, IIO | $1_{1}^{+}-11^{-}$ | - | 3 | 30 | nA |
| Input Bias Current, IIB | $1_{1}^{+}$or $1_{1}^{-}$, Note 1 | - | 45 | 150 | nA |
| Output Current (Source), 10 | $\begin{aligned} & V_{1}^{+}=+1 \mathrm{~V}, \mathrm{~V}_{1}^{-}=0 \mathrm{~V} \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \end{aligned}$ | 20 | 40 | - | mA |
| Output Current (Sink), 10 | $\mathrm{V}_{1}{ }^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-}=1 \mathrm{~V}, \mathrm{~V}^{+}=15 \mathrm{~V}$ | 10 | 20 | - | mA |
|  | $\begin{aligned} & V_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-=}=1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=200 \mathrm{mV} \end{aligned}$ | 12 | 50 | - | $\mu \mathrm{A}$ |
| Short Circuit Output Current | $\mathrm{R}_{\mathrm{L}}=0$ (to Ground) Note 4 | - | 40 | 60 | mA |
| Large Signal Voltage Gain, AOL | $R_{L} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V}$ <br> (For large $\mathrm{V}_{\mathrm{O}}$ swing) | 50 | 100 | - | V/mV |
| Common-Mode Rejection Ratio, CMRR | DC | 70 | 85 | - | dB |
| Power• Supply Rejection Ratio, PSRR | DC | 65 | 100 | - | dB |
| Amplifier-to-Amplifier Coupling | $\mathrm{f}=1$ to 20 kHz (Input referred) | - | -120 | - | dB |
| $\mathrm{T}_{A}=-55$ to $+125^{\circ} \mathrm{C}$ (CA158); $\mathrm{T}_{\mathrm{A}}=-25$ to $+85^{\circ} \mathrm{C}$ (CA258) |  |  |  |  |  |
| Input Offset Voltage, VıO | Note 3 | - | - | 7 | mV |
| Temperature Coefficient of Input Offset Voltage, $\propto V_{10}$ | $\mathrm{R}_{\mathrm{s}}=0$ | - | 7 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, 110 | $1_{1}^{+}-1^{-}$ | - | - | 100 | nA |
| Temperature Coefficient of Input Offset Current, $\propto 10$ |  | - | 10 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, I/B | $1_{1}^{+}$or $1_{1}^{-}$ | - | 40 | 300 | nA |
| Input Common-Mode Voltage Range, VICR | $\mathrm{V}^{+}=30 \mathrm{~V}$, Note 2 | 0 | - | $\mathrm{v}^{+}-2$ | V |
| Supply Current, $1^{+}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ On All Ampl. | - | 0.7 | 1.2 | mA |
|  | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}^{+}=30 \mathrm{~V}$ | - | 1.5 | 3 |  |

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V . The positive limit of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$, but either or both inputs can go the +32 V without damage.
NOTE 3: $\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{S}}=0 \Omega$ with $\mathrm{V}^{+}$from 5 V to 30 V , and over the full input common-mode voltage range 10 V to $\mathrm{V}^{+}-1.5 \mathrm{~V}$ ).
NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of $\mathrm{V}^{+}$. Continuous short circuits at $\mathrm{V}^{+}>15 \mathrm{~V}$ can cause excessive power dissipation and eventual destruction. Short circuits from the output to $\mathrm{V}^{+}$can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types
ELECTRICAL CHARACTERISTICS (Values Apply for Each Operational Amplifier)

| CHARACTERISTIC | TEST CONDITIONS | $\begin{gathered} \text { LIMITS } \\ \text { CA358 (E, T, S) } \end{gathered}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unless Otherwise Specified | Min. | Typ. | Max. |  |
| $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | 2 | 7 | mV |
| Output Voltage Swing, VOPP | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Common-Mode Voltage Range, VICR | Note 2, $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Offset Current, IIO | $1_{1}^{+}-1_{1}{ }^{-}$ | - | 5 | 50 | nA |
| Input Bias Current, IIB | $1_{1}^{+}$or $1_{1}{ }^{-}$, Note 1 | - | 45 | 250 | nA |
| Output Current (Source), Io | $\begin{aligned} & \mathrm{V}_{1}^{+}=+1 \mathrm{~V}, \mathrm{~V}_{1}^{-}=0 \mathrm{~V} \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \end{aligned}$ | 20 | 40 | - | mA |
| Output Current (Sink), Io | $\mathrm{V}_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-}=1 \mathrm{~V}, \mathrm{~V}^{+}=15 \mathrm{~V}$ | 10 | 20 | - | mA |
|  | $\begin{aligned} & V_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-}=1 \mathrm{~V} \\ & V_{O}=200 \mathrm{mV} \end{aligned}$ | 12 | 50 | - | $\mu \mathrm{A}$ |
| Short Circuit Output Current | $\mathrm{R}_{\mathrm{L}}=0$ (to Ground) Note 4 | - | 40 | 60 | mA |
| Large Signal Voltage Gain, AOL | $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V}$ <br> (For large $V_{O}$ swing) | 25 | 100 | - | $\mathrm{V} / \mathrm{mV}$ |
| Common-Mode Rejection Ratio, CMRR | DC | 65 | 70 | - | dB |
| Power Supply Rejection Ratio, PSRR | DC | 65 | 100 | - | dB |
| Amplifier-to-Amplifier Coupling | $f=1$ to 20 kHz (Input referred) | - | -120 | - | dB |
| $\overline{T_{A}}=0$ to $+70^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | - | 9 | mV |
| Temperature Coefficient of Input Offset Voltage, $\propto V_{10}$ | $\mathrm{R}_{\mathrm{s}}=0$ | - | 7 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, IIO | $1_{1}^{+}-1{ }^{-}$ | - | - | 150 | nA |
| Temperature Coefficient of Input Offset Current, $\propto_{10}$ |  | - | 10 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, IIB | $1_{1}^{+}$or $1^{-}$ | - | 40 | 500 | nA |
| Input Common-Mode Voltage Range, VICR | $\mathrm{V}^{+}=30 \mathrm{~V}$, Note 2 | 0 | - | $\mathrm{V}^{+}-2$ | V |
| Supply Current, $\mathrm{I}^{+}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ On All Ampl. | - | 0.7 | 1.2 | mA |
|  | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}^{+}=30 \mathrm{~V}$ | - | 1.5 | 3 |  |

NOTE 1: Due to the $p-n-p$ input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V . The positive limit of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$, but either or both inputs can go the +32 V without damage.
NOTE 3: $V_{O}=1.4 V_{D C}, R_{S}=0 \Omega$ with $\mathrm{V}^{+}$from 5 V to 30 V , and over the full input common-mode voltage range $\left(0 \mathrm{~V}\right.$ to $\left.\mathrm{V}^{+}-1.5 \mathrm{~V}\right)$.
NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of $\mathrm{V}^{+}$. Continuous short circuits at $\mathrm{V}^{+}>15 \mathrm{~V}$ can cause excessive power dissipation and eventual destruction. Short circuits from the output to $\mathrm{V}^{+}$can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

## Linear Integrated Circuits

## CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types

## ELECTRICAL CHARACTERISTICS (Values Apply for Each Operational Amplifier)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS CA2904E |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Unless Otherwise Specified | Min. | Typ. | Max. |  |
| $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | 2 | 7 | mV |
| Output Voltage Swing, VOPP | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$. | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Common-Mode Voltage Range, VICR | Note 2, $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{v}^{+}-1.5$ | V |
| Input Offset Current, $\mathrm{I}_{10}$ | $1_{1}^{+}-1{ }^{-}$ | - | 5 | 50 | nA |
| Input Bias Current, IIB | $1_{1}^{+}$or 11 ${ }^{-}$, Note 1 | - | 45 | 250 | nA |
| Output Current (Source), IO | $\begin{aligned} & \mathrm{V}_{1}^{+}=+1 \mathrm{~V}, \mathrm{~V}_{1}^{-}=0 \mathrm{~V} \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \end{aligned}$ | 20 | 40 | - | mA |
| Output Current (Sink), 10 | $V_{1}{ }^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}==1 \mathrm{~V}, \mathrm{~V}^{+}=15 . \mathrm{V}$ | 10 | 20 | - | mA |
| Short Circuit Output Current | $\mathrm{R}_{\mathrm{L}}=0$ (to Ground) Note 4 | - | 40 | 60 | mA |
| Large Signal Voltage Gain, AOL | $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V}$ <br> (For large $V_{O}$ swing) | - | 100 | - | $\mathrm{V} / \mathrm{mV}$ |
| Common-Mode Rejection Ratio, CMRR | DC | 50 | 70 | - | dB |
| Power Supply Rejection Ratio, PSRR | DC | 50 | 100 | - | dB |
| Amplifier-to-Amplifier Coupling | $f=1$ to 20 kHz (Input referred) | - | -120 | - | dB |
| $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, VIO | Note 3 | - | - | 10 | mV |
| Temperature Coefficient of Input Offset Voltage, $\propto V_{10}$ | $\mathrm{R}_{\mathrm{S}}=0$ | - | 7 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, IIO | $1_{1}^{+}-1_{1}{ }^{-}$ | - | 45 | 200 | nA |
| Temperature Coefficient of Input Offset Current, $\propto_{10}$ |  | - | 10 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, I/B | $1_{1}^{+}$or $1^{-}$ | $\bigcirc$ | 40 | 500 | nA |
| Input Common-Mode Voltage Range, VICR | $\mathrm{V}^{+}=30 \mathrm{~V}$, Note 2 | 0 | - | $\mathrm{v}^{+}-2$ | V |
| Supply Current, $\mathrm{I}^{+}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ On All Ampl. | - | 0.7 | 1.2 | mA |
|  | $\mathrm{R}_{\mathrm{L}}=\infty, \mathrm{V}^{+}=30 \mathrm{~V}$ | - | 1.5 | 3 |  |

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V . The positive limit of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$, but either or both inputs can go the +32 V without damage.
NOTE 3: $V_{O}=1.4 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{S}}=0 \Omega$ with $\mathrm{V}^{+}$from 5 V to 30 V , and over the full input common-mode voltage range ( 0 V to $\mathrm{V}^{+}-1.5 \mathrm{~V}$ ).

NOTE 4: The maximum output current is approximately 40 mA independent of the magnitude of $\mathrm{V}^{+}$. Continuous short circuits at $\mathrm{V}^{+}>15 \mathrm{~V}$ can cause excessive power dissipation and eventual destruction. Short circuits from the output to $\mathrm{V}^{+}$can cause overheating and eventual destruction of the device. Destructive dissipation can result from simultaneous short circuits on both amplifiers.

CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types


Fig. 4 - Input voltage range as a function of supply voltage.


Fig. 6 - Supply current drain as a function of supply voltage.


Fig. 8 - Voltage gain as a function of supply voltage.


Fig. 10 - Voltage follower pulse response


Fig. 5 - Input current as a function of ambient temperature.


2cs-2044
Fig. 7 - Common mode rejection ratio as a function of input frequency.


Fig. 9 - Open-loop frequency response.


Fig. 11 - Voltage follower puise response (small signal).

## Linear Integrated Circuits

CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types


22cs-29570
Fig. 12 - Large-signal frequency response.


Fig. 14 - Output source current characteristics.


Fig. 16 - Output current as a function of ambient temperature.


Fig. 13-Input current as a function of supply voltage.


Fig. 15 - Output sink current characteristics.

## ORDERING INFORMATION

These packages are identified by Suffix Letters indicated in the chart shown below. When ordering these devices, it is important that the appropriate suffix letter be affixed to the type number of the device required.

| PACKAGE | SUFFIX <br> LETTERS | TYPES |
| :---: | :---: | :---: |
| 8-Lead Dual-In-Line Plastic with | E | CA158, A <br> CA258, A <br> CA358, A <br> CA2904 |
| 8-Lead TO-5 Style with Standard <br> Leads | T | GA158, A <br> CA258, A <br> CA358, A |
| 8-Lead TO-5 Style with Dual-In- <br> Line Formed Leads | S |  |

## Operational Amplifiers

## CA158, CA158A, CA258, CA258A, CA358, CA358A, CA2904 Types



Dimensions and pad layout for CA358H. .

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 570 instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

## CA124, CA224, CA324 Types



## Quad Operational Amplifiers

For Commercial, Industrial, and Military Applications

Features:

- Operation from single or dual supplies
- Unity-gain bandwidth . . . . . . 1 MHz (typ
- DC voltage gain . . . . . . 100 dB (typ.)
- Input bias current . . . . . . . . 45 nA (typ.)
- Input offset voltage . . . . . . . 2 mV (typ.)
- Input offset current . . . . . . . 5 nA (typ.) for CA224, CA324
3 nA (typ.) for CA124
Replacement for industry types 124, 224, 324

The RCA-CA124, -CA224, and -CA324 consist of four independent, high-gain operational amplifiers on a single monolithic substrate. An on-chip capacitor in each of the amplifiers provides frequency compensation for unity gain. These devices are designed specifically to operate from either single or dual supplies, and the differential voltage range is equal to the power-supply voltage. Low power drain and an input commonmode voltage range of from 0 V to $\mathrm{V}^{+}-1.5 \mathrm{~V}$ (single-supply operation) make the CA124, CA224, and CA324 suitable for battery operation.

## Applications

- Summing amplifiers
- Multivibrators
- Oscillators
- Transducer amplifiers
- DC gain blocks

The CA124, CA224, and CA324 are supplied in a 14-lead dual-in-line plastic package ( $E$ suffix). The CA324 is also available in chip form (H suffix).


Fig. 1 - Functional diagram.

## CA124, CA224, CA324 Types

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

*The maximum output current is approximately 40 mA independent of the magnitude of $\mathrm{V}^{+}$. Continuous short circuits at $\mathrm{V}^{+}>15 \mathrm{~V}$ can cause excessive power dissipation and eventual destruction. Short circuits from the output to $\mathrm{V}^{+}$can cause overheating and eventual destruction of the device.
tThis input current will only exist when the voltage at any of the input leads is driven negative. This current is due to the collector-base junction of the input $p-n-p$ transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral n-p-n parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the amplifiers to go to the $\mathrm{V}^{+}$voltage level (or ta ground for a large overdrive) for the time duration that an input is driven negative. This transistor action is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3 V dc .


Fig. 2-Schematic diagram-one of four operational amplifiers.

## Linear Integrated Circuits

## CA124, CA224, CA324 Types

electrical characteristics (Values Apply For Each Operational Amplifier)

| CHARACTERISTIC | TEST CONDITIONS | CA124 <br> LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply Voltage $\left(\mathrm{V}^{+}\right)=5 \mathrm{~V}$ Unless Otherwise Specified | Min. | Typ. | Max. |  |
| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | 2 | 5 | mV |
| Output Voltage Swing, $\mathrm{V}_{\text {OPP }}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| input Common-Mode Voltage Range, $\mathrm{V}_{\text {ICR }}$ | Note 2, $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Offset Current, $\mathrm{I}_{10}$ | $1_{1}^{+}-1_{1}{ }^{-}$ | - | 3 | 30 | nA |
| Input Bias Current, IIB | $1_{1}^{+}$or $1_{1}{ }^{-}$, Note 1 | - | 45 | 150 | nA |
| Output Current (Source), IO | $\begin{aligned} & \mathrm{V}_{1}^{+}=+1 \mathrm{~V}, \mathrm{~V}_{1}^{-}=0 \mathrm{~V}, \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \end{aligned}$ | 20 | 40 | - | mA |
| Output Current (Sink), Io | $\mathrm{V}_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-}=1 \mathrm{~V}, \mathrm{~V}^{+}=15 \mathrm{~V}$ | 10 | 20 | - | mA |
|  | $\begin{aligned} & V_{1}^{+}=0 V_{1} V_{1}-=1 \mathrm{~V}, \\ & V_{0}=200 \mathrm{mV} \\ & \hline \end{aligned}$ | 12 | 50 | - | $\mu \mathrm{A}$ |
| Large-Signal Voltage Gain, A | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V} \\ & \text { (For large } \left.\mathrm{V}_{\mathrm{O}} \text { swing }\right) \\ & \hline \end{aligned}$ | 94 | 100 | - | dB |
| Common-Mode Rejection Ratio, CMRR | DC | 70 | 85 | - | dB |
| Power Supply Rejection Ratio, PSRR | DC | 65 | 100 | - | dB |
| Amplifier-to-Amplifier Coupling | $\begin{aligned} & \mathrm{f}=1 \text { to } 20 \mathrm{kHz} \text { (Input re- } \\ & \text { ferred) } \end{aligned}$ | - | -120 | - | dB |
| $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | - | 7 | mV |
| Temperature Coefficient of Input Offset Voltage, $\propto \mathrm{V}_{10}$ | $\mathrm{R}_{\mathrm{s}}=0$ | - | 7 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, ${ }^{10}$ | $1_{1}^{+}-1^{-}$ | - | - | 100 | nA |
| Temperature Coefficient of Input Offset Current, $\propto_{10}$ |  | - | 10 | - | pA/ $/{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, I ${ }_{18}$ | $\mathrm{I}^{+}$or $\mathrm{I}^{-}$ | - | - | 300 | nA |
| Supply Current, ${ }^{+}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ On All Ampl. | - | 0.8 | 2 | mA |
| Input Common-Mode Voltage Range, $\mathrm{V}_{\text {ICR }}$ | $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{V}^{+}-2$ | V |
| Large-Signal Voltage Gain, A | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V} \\ & \text { (For large } \mathrm{V}_{\mathrm{O}} \text { swing) } \\ & \hline \end{aligned}$ | 88 | - | - | dB |
| Output Voltage Swing: <br> High-Level, $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{V}^{+}=30 \mathrm{~V}$ | 26 | - | - | V |
|  | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 27 | 28 | - |  |
| Low-Level, $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | - | 5 | 20 | mV |
| Output Current: <br> Source, Io | $\begin{aligned} & V_{1}^{+}=1 V_{D C}, V_{1}^{-}=0, \\ & V^{+}=15 \mathrm{~V} \end{aligned}$ | 10 | 20 | -- | mA |
| Sink, ${ }^{\text {I }}$ | $\begin{aligned} & \mathrm{V}_{1}^{-}=1 \mathrm{~V}_{\mathrm{DC}}, \mathrm{~V}_{1}^{+}=0, \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \end{aligned}$ | 5 | 8 | - | mA |
| Differential Input Voltage | Note 2 | - | - | $\mathrm{V}^{+}$ | V |

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negative by more than 0.3 V . The positive limit of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$, but either or both inputs can go to +32 V without damage.
NOTE 3: $\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{s}}=0 \Omega$ with $\mathrm{V}^{+}$from 5 V to 30 V ; and over the full input commonmode voltage range ( 0 V to $\mathrm{V}^{+}-1.5 \mathrm{~V}$ ).

ELECTRICAL CHARACTERISTICS (Values apply for each operational amplifier)

| CHARACTERISTIC | TEST CONDITIONS | CA224, CA324 LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Supply Voltage ( $\mathrm{V}^{+}$) $=5 \mathrm{~V}$ Unless Otherwise Specified | Min. | Typ. | Max. |  |
| $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | 2 | 7 | mV |
| Output Voltage Swing, $\mathrm{V}_{\text {OPP }}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Common-Mode Voltage Range, $\mathrm{V}_{\text {ICR }}$ | Note 2, $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
| Input Offset Current, $\mathrm{I}_{10}$ | $1_{1}^{+}-1_{1}$ | - | 5 | 50 | $n \mathrm{~A}$ |
| Input Bias Current, IIB | $1_{1}^{+}$or $1_{1}^{-}$, Note 1 | - | 45 | 250 | nA |
| Output Current (Source) , $\mathrm{I}_{0}$ | $\begin{aligned} & \mathrm{V}_{1}^{+}=+1 \mathrm{~V}, \mathrm{~V}_{1}^{-}=0 \mathrm{~V} \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \end{aligned}$ | 20 | 40 | - | mA |
| Output Current (Sink), ${ }^{\text {I O }}$ | $\mathrm{V}_{1}^{+}=0 \mathrm{~V}, \mathrm{~V}_{1}^{-}=1 \mathrm{~V}, \mathrm{~V}^{+}=15 \mathrm{~V}$ | 10 | 20 | - | mA |
|  | $\begin{aligned} & V_{1}^{+}=0 \mathrm{~V}, V_{1}^{-}=1 \mathrm{~V}, \\ & V_{0}=200 \mathrm{mV} \end{aligned}$ | 12 | 50 | - | $\mu \mathrm{A}$ |
| Large-Signal Voltage Gain,A | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V} \\ & \text { (For large } \left.\mathrm{V}_{\mathrm{O}} \text { swing }\right) \\ & \hline \end{aligned}$ | 88 | 100 | - | dB |
| Common-Mode Rejection Ratio, CMRR | DC | 65 | 70 | - | dB |
| Power Supply Rejection Ratio, PSRR | DC | 65 | 100 | - | dB |
| Amplifier-to-Amplifier Coupling | $\mathrm{f}=1$ to 20 kHz (Input referred) | - | -120 | - | dB |
| $\mathrm{T}_{A}=-40$ to $+85^{\circ} \mathrm{C}$ (CA224), $\mathrm{T}_{A}=0$ to $70^{\circ} \mathrm{C}$ (CA324) |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | Note 3 | - | - | 9 | mV |
| Temperature Coefficient of Input Offset Voltage, $\propto V_{10}$ | $\mathrm{R}_{\mathrm{S}}=0$ | - | 7 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, $1_{10}$ | $1_{1}^{+}-11^{-}$ | - | - | 150 | $n \mathrm{~A}$ |
| Temperature Coefficient of Input Offset Current, $\propto_{10}$ |  | - | 10 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current, IIB | $1_{1}^{+}$or $1_{1}^{-}$ | - | - | 500 | nA |
| Supply Current, ${ }^{+}{ }^{+}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ On All Ampl. | - | 0.8 | 2 | mA |
| Input Common-Mode Voltage Range, $\mathrm{V}_{\text {ICR }}$ | $\mathrm{V}^{+}=30 \mathrm{~V}$ | 0 | - | $\mathrm{v}^{+}-2$ | $\checkmark$ |
| Large-Signal Voltage Gain, A | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega, \mathrm{~V}^{+}=15 \mathrm{~V} \\ & \text { (For large } \mathrm{V}_{\mathrm{O}} \text { swing } \\ & \hline \end{aligned}$ | 83 | - | - | dB |
| Output Voltage Swing: High-Level, $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega_{1} \cdot \mathrm{~V}^{+}=30 \mathrm{~V}$ | 26 | - | - | V |
|  | $R_{L}=10 \mathrm{k} \Omega$ | 27 | 28 | - |  |
| Low-Level, $\mathrm{V}_{\mathrm{OL}}$ | $R_{L}=10 \mathrm{k} \Omega$ | - | 5 | 20 | mV |
| Output Current: Source, Io | $\begin{aligned} & V_{1}^{+}=1 V_{D C}, V_{1}^{-}=0, \\ & V^{+}=15 \mathrm{~V} \end{aligned}$ | 10 | 20 | - | mA |
| Sink, IO | $\begin{aligned} & V_{1}^{-}=1 V_{D C}, V_{1}^{+}=0, \\ & V^{+}=15 \mathrm{~V} \end{aligned}$ | 5 | 8 | - | mA |
| Differential Input Voltage | Note 2 | - | - | $\mathrm{V}^{+}$ | V |

NOTE 1: Due to the p-n-p input stage the direction of the input current is out of the IC. No loading change exists on the input lines because this current is essentially constant, independent of the state of the output.
NOTE 2: The input signal voltages and the input common-mode voltage should not be allowed to go negat ive by more than 0.3 V . The positive limit of the common-mode voltage range is $\mathrm{V}^{+}-1.5 \mathrm{~V}$, but either or both inputs can go to +32 V without damage.
NOTE 3: $\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V}_{\mathrm{DC}}, \mathrm{R}_{\mathrm{S}}=0 \Omega$ with $\mathrm{V}^{+}$from 5 V to 30 V ; and over the full input common. mode voltage range ( 0 V to $\mathrm{V}^{+}-1.5 \mathrm{~V}$ ).

## Linear integrated Circuits

## CA124, CA224, CA324 Types

TYPICAL CHARACTERISTICS CURVES


Fig. 3-Input current vs. ambient temperature.


Fig. 5-Large-signal frequency response.


Fig. 7-input current vs. supply voltage.


Fig. 4-Supply current drain vs. supply voltage.


Fig. 6-Output current vs. ambient temperature.


Fig. 8-Voltage gain vs. supply voltage.

## TYPICAL CHARACTERISTICS CURVES (CONT'D)




Fig. 11-Voltage follower pulse response.

## Linear Integrated Circuits

CA3401E


# Quad Single-Supply Operational Amplifier 

## For Automotive Electronics and Industrial Control Systems

## "E" Suffix Types - Standard Dual-In-LIne Plastic Package

## Features:

- Single-supply operation - +5 V to $+18 \mathrm{Vdc}$
- Internally compensated
- Wide unity-gain bandwidth - 5 MHz typ.
- Low input bias current - 50 nA typ.
- High open-loop gain-2000 V/V typ.


## Applications:

- Automotive
- Constant-Current Sources
- Multivibrators
- Sample and Hold
- Square-Wave Generator
- Oscillators
- Tachometers
- Active Filters
- Multi-Channel Amplifiers
- Summing Amplifiers

The RCA-3401 is a high-gain monolithic quad operational amplifier designed specifically for applications using a single positive power supply. No external compensation is necessary. Closed-loop stability in each of the four independent amplifiers is maintained by a $3-\mathrm{pF}$ on-chip capacitor. The CA3401 is ideally suited for applications in industrial control systems, automotive electronics, and general purpose amplifiers, e.g. oscillators, tachometers, active filters, and multichannel amplifiers.

The CA3401 is supplied in a 14 -lead dual-in-line plastic package ( E suffix), and is also available in chip form ( H suffix). It is a direct replacement for the Motorola MC3401P, and is pin-compatible with the Motorola MC3301P and the National Semi-conductor LM3900N. The CA3401 can be operated over the temperature range of -55 to $+125^{\circ} \mathrm{C}$, although the limit values of certain specified electrical characteristics apply only over the range of 0 to $+75^{\circ} \mathrm{C}$.

## MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

| INPUT SIGNAL CURRENT |  |
| :---: | :---: |
|  |  |
| DEVICE DISSIPATION: |  |
| Up to $\mathrm{TA}^{\text {a }}=25^{\circ} \mathrm{C}$ |  |
| Above $T_{A}=25^{\circ} \mathrm{C}$ | 625 mW |
| AMBIENT TEMPERATURE RANGE: |  |
| Operating |  |
|  |  |
| LEAD TEMPERATURE (During soldering): |  |
| At distance 1/16 $\pm 1 / 32$ in |  |



Fig. 1 - Block diagram of CA3401.

ELECTRICAL CHARACTERISTICS AT $\mathrm{TA}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}$ (Unless Indicated Otherwise)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |
| Output Voltage: <br> High, VOH |  | 13.5 | 14.2 | -- | V |
| Low, VOL |  | - | 0.03 | 0.1 |  |
| Max. Undistorted Output Swing, VOP-P | $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<75^{\circ} \mathrm{C}$ | 10 | 13.5 | - |  |
| Output Current: Source, ISOURCE |  | 5 | 10 | - | mA |
| Sink, ISINK |  | 0.5 | 1 | - |  |
| Total Quiescent Current: ${ }^{\prime} \mathrm{O}$ <br> Noninverting inputs open |  | - | 6.9 | 10 | mA |
| Noninverting inputs grounded |  | - | 7.8 | 14 |  |
| Input Bias Current, IIB | $\mathrm{R}_{\mathrm{L}}=\infty \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 50 | 300 | nA |
|  | $\mathrm{R}_{\mathrm{L}}=\infty 0^{\circ} \mathrm{C} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 75^{\circ} \mathrm{C}$ | - | - | 500 |  |
| DYNAMIC |  |  |  |  |  |
| Open-Loop Voltage Gain, AOL | $\mathrm{T}^{\mathrm{T}} \mathrm{A}=25^{\circ} \mathrm{C}$ | 1000 | 2000 | - | V/V |
|  | $0^{\circ} \mathrm{C} \leqslant T_{A} \leqslant 75^{\circ} \mathrm{C}$ | 800 | - | - |  |
| Input Resistance, $\mathrm{R}_{\text {I }}$ |  | 0.1 | 1 | - | $\mathrm{M} \Omega$ |
| Slew Rate, SR | $C_{L}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | - | 0.6 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Unity Gain Gandwidth, BW |  | - | 5 | - | MHz |
| Phase Margin, $\phi$ |  | - | 70 | - | Degrees |
| Power Supply Rejection | $\mathrm{f}=100 \mathrm{~Hz}$ | - | 55 | - | dB |
| Channel Separation, e01/e02 | $\mathrm{f}=1 \mathrm{kHz}$ | - | 65 | - | dB |



Fig. 2 - Schematic diagram of CA3401.

## Linear Integrated Circuits

## CA3401E


-Fig. 3 - Open-loop gain and input resistance, input bias current and output current test circuit.

TEST CIRCUITS

$I_{\text {OI }}$ IS TOTAL OUIESCENT CURRENT WITH
" + " InPut OPEN.
$I_{02}$ IS TOTAL QUIESCENT CURRENT WITH

Fig. 4 - Quiescent power supply curreht test circuit.

$V_{\text {OH }}$ MEASUREO WITH "-" INPUT GROUNDEO
VOL MEASURED WITH" -" INPUT BIASEO AS SHOWN
92CS-2:639R1
Fig. 5 - Output voltage swing test circuit.

$$
\text { " }+ \text { " INPUT GROUNDED. }
$$



Fig. 6 - Peak-to-peak output voltage test circuit.

TYPICAL CHARACTERISTIC CURVES


Fig. 7 - Open-loop voltage gain vs. frequency.


Fig. 9 - Open-loop voltage gain vs. supply voltage.


Fig. 8 - Output resistance vs. frequency.


Fig. 10 - Supply current vs. supply voltage.


Fig. 11 - Source current vs. supply voltage.



Fig. 12 - Sink current vs. suppiy vuliàye.

Dimensions and pad layout for CA3401H

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

## Linear Integrated Circuits

## CA3008, CA3010, CA3015, CA3016, CA3029, CA3030, CA3037, CA3038



## Operational Amplifiers

## Features:

- All types are electrically Identical within their voltage groups
- For use in telemetry, data-processing, Instrumentation, and communication equipment
- Built-in temperature stablity from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for flat pack,/TO-5 style, and ceramic dual-In-line packages; $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for piastic dual-in-line packages

| 6-Volt Types | 12-Volt Types | Package |
| :---: | :---: | :--- |
| CA3008 | CA3016 | 14-Lead Flat Pack |
| CA3010 | CA3015 | 12-Lead TO-5 Style |
| CA3029 | CA3030 | 14-Lead Plastic Dual- |
| CA3037 | CA3038 | In-Line (TO-116) <br> 14-Lead Ceramic <br> Dual-In-LIne (TO-116) |
|  |  |  |

Applications:

- Narrow-band and band-pass - Oscillator amplifler
- Comparator
- Operational functlons
- Feodback amplifier
- DC and video amplifier
- Multivibrator
- Servo driver
- Scalling adder
- Balanced modulatordriver


CA3008, CA3010, CA3015, CA3016, CA3029, CA3030, CA3037, CA3038

## ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, $T_{A}=25^{\circ} \mathrm{C}$

Voltage or current limits shown for each terminal can be applied under the indicated
vottage or other circuit conditions for other terminals
All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

| Terminal |  | Voltage or Current Limits |  | Circuit Conditions |  |  | Terminal |  | Voltage or Current Limits |  | Circuit Conditions |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CA3010 | $\begin{aligned} & \text { CA3008 } \\ & \text { CA3029 } \\ & \text { CA3037 } \end{aligned}$ |  |  | CA3015 | $\begin{aligned} & \text { CA3016 } \\ & \text { CA3030 } \\ & \text { CA3038 } \end{aligned}$ |  |  |  |  |  |
|  |  | Negative | Positive |  |  | Negative | Posi- <br> tive | Terminal |  | Voltage |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | minal | Voltage |
| 12 | 1 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  | 12 | 1 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
|  |  |  |  | CA3010 | CA3008 CA3029 CA3037 |  |  |  |  |  |  | CA3015 | CA3016 <br> CA3030 <br> CA3038 |  |
| 1 | 2 | -8V | 0 V | $\begin{array}{r} 4 \\ 10 \end{array}$ | $\begin{array}{r} 6 \\ 13 \end{array}$ | -8 +6 | 1 | 2 | -16 V | 0 V | 4 10 | 6 13 | -16 +12 |
| 2 | 3 | -4V | $+1 \mathrm{~V}$ | 1 3 4 10 | 2 4 6 13 | 0 0 -6 +6 | 2 | 3 | -8V | $+1 \mathrm{~V}$ | 1 3 4 10 | 2 4 6 13 | 0 0 -12 +12 |
| 3 | 4 | -4V | +1 V | 1 2 4 10 | 2 3 6 13 | 0 0 -6 +6 | 3 | 4 | -8V | $+1 \mathrm{~V}$ | 1 2 4 10 | 2 3 6 13 | 0 0 -12 +12 |
|  | 5 | NO CONNECTION |  |  |  |  |  | 5 |  |  | CONN | TION |  |
| 4 | 6 | $-10 \mathrm{~V}$ | 0 V | 1 10 | 2 13 | 0 +6 | 4 | 6 | -20 V | 0 V | 1 10 | 2 13 | 0 +12 |
|  | 7 | NO CONNECTION |  |  |  |  |  | 7 | NO CONNECTION |  |  |  |  |
| 5 | 8 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  | 5 | 8 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL. SOURCE TO THIS TERMINAL |  |  |  |  |
| 6 | 9 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  | 6 | 9 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL. SOURCE TO THIS TERMINAL |  |  |  |  |
| 7 | 10 | 0 V | +7V | 1 4 10 | 2 6 13 | 0 -6 +6 | 7 | 10 | 0 V | +14 V | 1 4 10 | 2 6 13 | 0 -12 +12 |
| 8 | 11 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  | 8 | 11 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
| 9 | 12 | 30 mA |  | 4 6 -6 <br> 10 13 +6 <br> $200 \Omega$ Between Terminals   <br> $16 \& 12$ (CA3008,   <br> CA3029, CA3037)   <br> $4 \& 9$ (CA3010)   |  |  | 9 | 12 | 30 mA |  | $\qquad$$\begin{aligned} & 400 \text { \&etween erminals } \\ & 6 \& 12 \text { (CA3016, } \\ & \text { CA3030, CA3038) } \\ & 4 \& 9 \text { (CA3015) } \\ & \hline \end{aligned}$ |  |  |
| 10 | 13 | 0 V | +10 V | 1 | 2 6 | 0 -6 | 10 | 13 | 0 V | $+20 \mathrm{~V}$ | 1 | 2 | 0 -12 |
| 11 | 14 | 0 V | +7 V | 1 4 10 | 2 6 13 | 0 -6 +6 | 11 | 14 | 0 V | $+14 \mathrm{~V}$ | 1 4 10 | 2 6 13 | 0 -12 +12 |
| CASE |  | Internally connected to Terminal No.6, CA3008, CA3029, CA3037 No.4, CA3010 (Substrate) DO NOT GROUND |  |  |  |  | CASE |  | Internally connected to Terminal No.6, CA3016, CA3030, CA3038 No.4, CA3015' (Substrate) DO NOT GROUND |  |  |  |  |


| CA3008 | CA3010 |  |
| :--- | :--- | :--- |
| CA3016 | CA3015 | CA3029 |
| CA3037 | CA3038 | CA3030 |

OPERATING TEMPERATURE RANGE . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C} 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ MAXIMUM SIGNAL VOLTAGE . . . . . . -8 V to +1 V - -4 V to +1 V STORAGE TEMPERATURE RANGE . . . $-65^{\circ} \mathrm{C}$ to $+200^{\circ} \mathrm{C} \mid-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ MAXIMUM DEVICE DISSIPATION $\ldots . .6600 \mathrm{~mW} / 300 \mathrm{~mW}$

## Linear Integrated Circults

CA3008, CA3010, CA3015, CA3016, CA3029, CA3030, CA3037, CA3038
ELECTRICAL CHARACTERISTICS of TA $=25^{\circ} \mathrm{C}$

| Characteristics | Symbols | Special Test Conditions Terminal No. 8 (CA3008, CA3016, CA3029, CA3030, CA3037, CA3038) Terminal No. 5 (CA3010, CA3015) Not Connected Unless Otherwise Specified | Test Circuit | CA3008 <br> CA3010 <br> CA3029 <br> CA3037 |  |  | CA3016 <br> CA3015 <br> CA3030 <br> CA3038 |  |  | Units | Typical Charac teristic Curves <br> Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Fig. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| STATIC CHARACTERISTICS: |  |  |  |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $V_{10}$ |  | 4 | - | 1.08 $\cdot$ | 5 | - | 1.37 | 5 | mV | 2 |
| Input Offset Current | 110 | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ =-12 \mathrm{~V} \end{array}$ | 5 | - | 0.54 | 5 | - | $1.07$ | $5$ | $\mu \mathrm{A}$ | 2 |
| Input Bias Current | 1 | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & =-12 \mathrm{~V} \end{array}$ | 5 | - | 5.3 | 12 | - | $9.6$ | $24$ | $\mu \mathrm{A}$ | 3 |
| Input Offset Voltage Sensitivity: Positive <br> Negative | $\begin{aligned} & \Delta V_{10} / \Delta V_{C C} \\ & \Delta V_{10} / \Delta V_{E E} \end{aligned}$ | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ =-12 \mathrm{~V} \\ =+6 \mathrm{~V} & \\ =+6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ \hline \end{array}$ | 4 |  | $\begin{gathered} 0.10 \\ - \\ 0.26 \end{gathered}$ | $\begin{aligned} & 1 \\ & . \\ & 1 \end{aligned}$ | - | $\begin{gathered} \cdot \\ 0.096 \\ \cdot \\ 0.156 \\ \hline \end{gathered}$ | $\begin{gathered} - \\ 0.5 \\ - \\ 0.5 \\ \hline \end{gathered}$ | mV/V | none |
|  |  | $\begin{array}{ll}=+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & =-12 \mathrm{~V}\end{array}$ |  | - | 30 | - | - | 175 | - |  |  |
| Device Dissipation | $\mathrm{P}_{\mathrm{T}}$ | [5 shorted to 9 $\begin{gathered} \hline V C C=+6 \mathrm{~V} \\ V_{E E}=-6 \mathrm{~V} \\ V_{C C}=+12 \mathrm{~V}, \\ V_{E E}=-12 \mathrm{~V} \\ \hline \end{gathered}$ | 4 | $\cdot$ | $\begin{gathered} 102 \\ . \end{gathered}$ |  | - | $500$ |  | mW | none |
| DYNAMIC CHARACTERISTICS: All tests at $f=1 \mathrm{kHz} \mathrm{except} \mathrm{BW}$ |  |  |  |  |  |  |  |  |  |  |  |
| Open-Loop Differential Voltage Gain | ${ }^{\text {O }}$ L | $\begin{aligned} V_{C C} & =+6 \mathrm{~V}, & V_{E E} & =-6 \mathrm{~V} \\ & =+12 \mathrm{~V} & & =-12 \mathrm{~V} \end{aligned}$ | 8 | 57 <br> - | 60 | - | $66$ | 70 | - | dB | 6 \& 7 |
| Open-Loop Bandwidth at -3 dB Point | $\mathrm{BW}_{0 \mathrm{~L}}$ | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ =-12 \mathrm{~V} \end{array}$ | 8 | 200 | 300 | - | $200$ | $320$ | - | kHz | 6 \& 7 |
| Common-Mode Rejection Ratio | CMR | $\begin{array}{rlrl}\mathrm{VCC} & =+6 \mathrm{~V}, & \mathrm{VEE} & =-6 \mathrm{~V} \\ & =+12 \mathrm{~V} & & \\ & =-12 \mathrm{~V}\end{array}$ | 11 | 70 | 94. | - | $80$ | $103$ | - | dB | 12 |
| Maxımum Output-Voltage Swing | $V_{0}(P-P)$ | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ & =-12 \mathrm{~V} \end{array}$ | 8 | 4 | 6.75 | - | 12 | 14 | - | $V_{\text {P-P }}$ | $9 \& 10$ |
| Input Impedance | $Z_{\text {IN }}$ | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & =-12 \mathrm{~V} \end{array}$ | 14 | 10 | 14 | - | $5$ | $7.8$ | - | $\mathrm{k} \Omega$ | 13 |
| Output Impedance | ZOUT | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ =-12 \mathrm{~V} \end{array}$ | 15 | - | 200 | . | - | 92 | - | $\Omega$ | 16 |
| Common-Mode Input-Voltage Range | VCMR | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & =-12 \mathrm{~V} \end{array}$ | 11 | - | $\begin{array}{\|c} +0.5 \\ -4 \end{array}$ | - | - | - +0.65 -8 | - | V | none |

## Operational Amplifiers

## CA3008, CA3010, CA3015, CA3016, CA3029, CA3030, CA3037, CA3038 TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS

Torminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038;
Italic Numbers in Square Boxes are for CA3010, CA3015

INPUT OFFSET VOLTAGE AND CURRENT


92CS-14929
Fig. 2

INPUT OFFSET VOLTAGE, INPUT OFFSET VOLTAGE SENSITIVITY, AND DEVICE DISSIPATION TEST CIRCUIT


Fig. 4

INPUT OFFSET CURRENT AND INPUT BIAS CURRENT TEST CIRCUIT


Fig. 5

INPUT BIAS CURRENT


Fig. 3

Procedure:
Input Offset Voltage

1. Adjust $V_{E}$ for a DC Output Voltage ( $\mathrm{V}_{\mathrm{OUT}}$ ) of $0 \pm 0.1$ volts.
2. Measure $V_{E}$ and record Input Offset Voltage in millivolts as $V_{E / 1000 .}$

Input Offset Voltage Sensitivity

1. Adjust $\mathrm{V}_{\mathrm{E}}$ for a DC Output Voltage ( $\mathrm{V}_{\mathrm{OUT}}$ ) of $0 \pm 0.1$ volts.
2. Increase $\left|V_{C C}\right|$ by 1 volt and record output voltage ( $\mathrm{V}_{\text {OUT }}$ ).
3. Decrease $\left|V_{C C}\right|$ by 1 volt and record output voltage ( $\mathrm{V}_{\mathrm{OUT}}$ ).
4. Divide the diference between VOUT measured in steps 2 and 3 by the change in $V_{C C}$ in steps 2 arid 3.

$$
\frac{V_{\text {OUT }}}{V_{\text {CC }}}=\frac{V_{\text {OUT }}\left(\text { Step 2) }-V_{\text {OUT }}(\text { Step 3) }\right.}{2 \text { volts }}
$$

5. Refer the reading to the input by dividing by Open Loop Voltage Gain ( $\mathrm{A}_{\mathrm{OL}}$ ).

$$
v_{10} / v_{C C}=\frac{v_{O U T} / V_{C C}}{A_{O L}}
$$

6. Repeat procedures 1 through 5 for the Negative Supply ( $\mathrm{VEE}_{\mathrm{EE}}$ ).
7. Device Dissipation
$P_{\mathbf{T}}=V_{\text {CClC }}+V_{E E} I_{E}$
IC = Direct Current into Terminal (13) or 10
$I^{\prime} E=$ Direct Current out of Terminal(6)or 4

## Procedure:

Input Bias Current and Input Offset Current

1. Adjust $V_{E}$ for $\left|V_{O U T}\right|<0.1 \vee D C$.
2. Measure and record $V_{E}$ and $V_{I N_{4}}$.
3. Calculate the Input Bias Current using the following equation:

$$
I_{14}=\frac{V_{1 N_{4}}}{100 \mathrm{k} \Omega}
$$

4. Calculate the Input Offset Current using the following equation:
$\mathbf{I}_{10}=V_{E / 100 ~ k \Omega}$

## Linear Integrated Circuits

CA3008, CA3010, CA3015, CA3016, CA3029, CA3030, CA3037, CA3038 TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS
Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038; Italic Numbers in Square Boxes are for CA3010, CA3015


OPEN-LOOP DIFFERENTIAL VOLTAGE GAIN, MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE, AND OPEN-LOOP BANDWIDTH AT - 3 dB POINT TEST CIRCUIT


Procedure:

1. Adjust $\mathrm{V}_{\mathrm{E}}$ for $\mathrm{V}_{\text {OUT }}= \pm 0.1 \mathrm{VDC}$.
2. Measure Open-Loop Differential Voltage Gain ( $A_{O L}$ ) at $f=1 \mathrm{kHz}$.

$$
A_{\mathrm{OL}}=20 \log _{10} \frac{V_{\mathrm{OUT}}}{V_{\mathrm{IN}}}
$$

3. Measure Maximum Peak-to-Peak Output Voltage at $f=1 \mathrm{kHz}$
4. Measure Open-Loop Bandwidth at -3 dB Point.

Reference Level $=\mathrm{A}_{\mathrm{OL}}$ at 1 kHz .
Fig. 8

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vS. LOAD RESISTANCE FOR CA3008, CA3010, CA3015, CA3016, CA3037, CA3038

(a)

(b)

## CA3008, CA3010, CA3015, CA3016, CA3029, CA3030, CA3037, CA3038 TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS

Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038; Italic Numbers in Square Boxes are for CA3010, CA3015

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vS. LOAD RESISTANCE
FOR CA3029 AND CA3030


COMMON-MODE REJECTION RATIO AND COMMON-MODE INPUT-VOLTAGE-RANGE TEST CIRCUIT


COMMON-MODE REJECTION RATIO vs. FREQUENCY
Procedures:
Common-Mode Rejection Rotio:

1. Set $\mathrm{V}_{\text {BIAS }}=0$. Adjust $\mathrm{V}_{\mathrm{E}}$ for $\mathrm{V}_{\mathrm{OUT}}(\mathrm{DC})=0 \pm 0.1 \mathrm{~V}$.
2. fpply $1-\mathrm{kHz}$ sinusodial input signal and adjust for $\mathrm{V}_{\mathrm{S}}=0.3 \mathrm{~V}$ (RMS).
3. Measure and record the RMS value of VOUT. An oscilloscope is used for this measurement so that the output signal may be visually separated.from noise output.
4. Calculate Common-Mode Voltage Gain:

$$
\begin{aligned}
& A_{C M}=V_{O U T} / V_{S} \\
& A_{C M} \text { in } d B=-20 \text { LOG }_{10} V_{S} / V_{O U T}
\end{aligned}
$$

5. Calculate Common-mode Rejection Ratio:

$$
C M R \text { in } d B=A D I F F \text { in } d B-A C M \text { in } d B \text {. }
$$

Common-Mode Input-Voltoge Ronge:

1. Calculate and record CMR for various positive and negative values of VBIAS within the maximum limits shown on Page 2. The Com-mon-Mode Input-Voltage Range limits are those values of VBIAS at which CMR is 6 dB less than that calculated in Step 5 of the procedure given above.

Fig. 11


Fig. 12

## Linear Integrated Circuits

## CA3008, CA3010, CA3015, CA3016, CA3029, CA3030, CA3037, CA3038

## TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS

Terminal Numbers in Circles are for CA3008, CA3016, CA3029, CA3030, CA3037, CA3038; Italic Numbers in Square Boxes are for CA3010, CA3015

SINGLE-ENDED INPUT IMPEDANCE vs. TEMPERATURE


SINGLE-ENDED INPUT IMPEDANCE TEST CIRCUIT


Fig. 14

Fig. 13


1. With $S_{2}$ in position (c), adjust $V_{E}$ for $V_{O U T}(D C)=0 \pm 0.1$ volt.
2. With $S_{1}$ in position (a), and $S_{2}$ in position (d), record $V_{O U T}$ (rms).
3. With Switch $S_{1}$ in position (b), and $S_{2}$ in position (d), adjust $R_{L}$ until

92CM-14857
Fig. 15
$\mathrm{V}_{\mathrm{OUT}_{2}}{ }^{(\mathrm{rms})}=\frac{\mathrm{V}_{\mathrm{OUT}}^{1}}{}{ }^{(\mathrm{rms})}$. Record value of $\mathrm{R}_{\mathrm{L}}$ as $\mathrm{Z}_{\mathrm{OUT}}$.


OUTPUT IMPEDANCE vs. TEMPERATURE
Fig. 16
 Operational Ampliflers

## Features:

- These new types have all the desirable features and characteristics of their prototypes plus lower noise figures and improved input characteristics for offset voltage, offset current, bias current, and impedance
- All types are electrically identical within their voltage groups
- For use in telemetry, data-processing, instrumentation, and communication equipment
- Built-in temperature stability from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for flat pack, TO-5 style, and ceramic dual-in-line packages; $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ for plastic dual-in-line packages

| 6-Volt Types | 12-Volt Types | Package | Applicatlons: <br> - Narrow-band and band-pass amplifier <br> - Operational functions <br> - Feedback amplifier <br> - DC and video amplifier |
| :---: | :---: | :---: | :---: |
| CA3008A | CA3016A | 14-Lead Flat Pack | - Multivibrator |
| CA3010A | CA3015A | 12-Lead TO-5 Style | - Oscillator |
| CA3029A | CA3030A | 14-Lead Plastic Dual- | - Comparator |
|  |  | In-LIne (TO-116) | - Servo driver |
| CA3037A | CA3038A | 14-Lead Ceramic | - Scaling adder |



Schematic diagrams.

## LInear Integrated Circults

CA3008A, CA3010A, CA3015A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A

## ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

Voltage or current limits shown for each terminal can be applied under the indicated
voltage or other circuit conditions for other terminals
All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

| Terminal |  | Voltage or Current Limits |  | Circuit Conditions |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CA3010A | CA3008A CA3029A CA3037A |  |  |  |  |  |
|  |  | $\begin{aligned} & \text { Nega- } \\ & \text { tive } \end{aligned}$ | Posi- <br> tive | Terminal |  |  |
|  |  |  |  |  |  | Voltage |
| 12 | 1 | DO NOT APPLY VOLTAGE FROM AN EX. TERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
|  |  |  |  | CA3010A | CA3008A CA3029A СА 3037 A |  |
| 1 | 2 | -8V | 0 V | $\begin{array}{r} 4 \\ 10 \end{array}$ | $\begin{array}{r} 6 \\ 13 \end{array}$ | $\begin{array}{r} -8 \\ +6 \end{array}$ |
| 2 | 3 | -4 V | +1 V | 1 3 4 10 | 2 4 6 13 | $\begin{array}{r} 0 \\ 0 \\ -6 \\ +6 \end{array}$ |
| 3 | 4 | -4V | +1 V | 1 2 4 10 | 2 3 6 13 | 0 0 -6 +6 |
| - | 5 | NO CONNECTION |  |  |  |  |
| 4 | 6 | $-10 \mathrm{~V}$ | 0 V | 1 10 | 2 13 | 0 +6 |
| - | 7 | NO CONNECTION |  |  |  |  |
| 5 | 8 | DO NOT APPLY VOLTAGE FROM AN EX- <br> TERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
| 6 | 9 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
| 7 | 10 | 0 V | +7 V | 1 4 10 | 2 6 13 | 0 -6 +6 |
| 8 | 11 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
| 9 | 12 | 30 mA |  |  |  |  |
| 10 | 13 | 0 V | +10 V | 1 | 2 | $\begin{gathered} 0 \\ -6 \end{gathered}$ |
| 11 | 14 | 0 V | +7V | $\begin{array}{r} 1 \\ 4 \\ 10 \end{array}$ | 2 6 13 | $\begin{array}{r} 0 \\ -6 \\ +6 \end{array}$ |
| CASE |  | Internally connected to Terminal No.6, CA3008A, CA3029A, CA3037A No.4. CA3010A (Substrate) DO NOT GROUND |  |  |  |  |


| Terminal |  | Voltage or Current Limits |  | Circuit Conditions |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CA3015A | CA3016A CA3030A CA3038A |  |  |  |  |  |
|  |  | Negative | Positive | Terminal |  | Voltage |
| 12 | 1 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
|  |  |  |  | CA3015A | $\left\|\begin{array}{l} \text { CA3016A } \\ \text { CA3030A } \\ \text { CA3038A } \end{array}\right\|$ |  |
| 1 | 2 | -16 V | 0 V | $\begin{array}{r} 4 \\ 10 \end{array}$ | $\begin{array}{r} 6 \\ 13 \end{array}$ | $\begin{array}{r} -16 \\ +12 \end{array}$ |
| 2 | 3 | -8V | +1 V | 1 3 4 10 | $\begin{array}{r} 2 \\ 4 \\ 6 \\ 13 \end{array}$ | 0 0 -12 +12 |
| 3 | 4 | -8V | +1 V | $\begin{array}{r} 1 \\ 2 \\ 4 \\ 10 \end{array}$ | 2 3 6 13 | 0 0 -12 +12 |
| - | 5 | NO CONNECTION |  |  |  |  |
| 4 | 6 | $-20 \mathrm{~V}$ | 0 V | $\begin{array}{r} 1 \\ 10 \end{array}$ | 2 13 | 0 +12 |
| - | 7 | NO CONNECTION |  |  |  |  |
| 5 | 8 | DO NOT APPLY VOLTAGE FROM AN EX- <br> TERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
| 6 | 9 | DO NOT APPLY VOLTAGE FROM AN EX TERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
| 7 | 10 | 0 V | +14 V | $\begin{array}{r} 1 \\ 4 \\ 10 \end{array}$ | $\begin{array}{r} 2 \\ 6 \\ 13 \end{array}$ | $\begin{array}{r}0 \\ -12 \\ +12 \\ \hline\end{array}$ |
| 8 | 11 | DO NOT APPLY VOLTAGE FROM AN EXTERNAL SOURCE TO THIS TERMINAL |  |  |  |  |
| 9 | 12 | 30 mA |  | $\begin{aligned} & 400 \Omega \text { Between Terminals } \\ & 6 \& 12(\text { CA3016A } \\ & \text { CA3030A, CA3038A) } \\ & 4 \& 9(\text { CA } 3015 A) \\ & \hline \end{aligned}$ |  |  |
| 10 | 13 | 0 V | +20 V | 1 | 2 | $\begin{array}{r}0 \\ -12 \\ \hline\end{array}$ |
| 11 | 14 | 0 V | +14 V | $\begin{array}{r} 1 \\ 4 \\ 10 \end{array}$ | 2 6 13 | $\begin{array}{r} 0 \\ -12 \\ +12 \\ \hline \end{array}$ |
| CASE |  | Internally connected to Terminal No.6, CA3016A, CA3030A, CA3038A No.4, CA3015A (Substrate) DO NOT GROUND |  |  |  |  |

## CA3008A CA3010A <br> CA3016A CA3015A CA3029A <br> CA3037A CA3038A CA3030A

| OPERATING TEMPERATURE RANGE $\ldots-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | MAXIMUM SIGNAL VOLTAGE $\ldots \ldots . .-8 \mathrm{~V}$ to +l V | -4 V to +l V |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| STORAGE TEMPERATURE RANGE . . . $65^{\circ} \mathrm{C}$ to $+200^{\circ} \mathrm{C}$ | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MAXIMUM DEVICE DISSIPATION $\ldots .$. | 600 mW | 300 mW |

## ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Characteristics | Symbois | Special Test Conditions <br> Terminal No.8 (CA3008A, <br> CA3016A, CA3029A, CA3030A, <br> CA3037A, CA3038A), <br> Terminal No.5 (CA3010A, <br> CA3015A) Not Connected <br> Unless Otherwise Specified |
| :---: | :--- | :--- |


| Test <br> Cir- <br> cuit | CA3008A CA3010A CA3029A CA3037A |  |  | CA3016A CA3015A CA3030A CA3038A |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fig. | Min. | Typ. | Max. | Min. | Typ. | Max. |


| Units | Typical <br> Charac- <br> teristic <br> Curves |
| :---: | :---: |
|  | Fig. |

STATIC CHARACTERISTICS:

| Input Offset Voltage | $V_{10}$ | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =+6 \mathrm{~V}, & & V_{E E} \end{aligned}=-6 \mathrm{~V} .$ | 4 |  | 0.9 $\cdot$ | 2 |  | 1 | 2 | mV | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current | 110 | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ =-12 \mathrm{~V} \end{array}$ | 5 |  | 0.3 $\cdot$ | 1.5 |  | $0.5$ | $1.6$ | $\mu \mathrm{A}$ | 2 |
| Input Bias Current | 1 | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ & =-12 \mathrm{~V} \end{array}$ | 5 | . | 2.5 | 4 | - | $4.7$ | 6 | $\mu \mathrm{A}$ | 3 |
| Input Offset Voltage Sensitivity: Positive <br> Negative | $\begin{aligned} & \Delta \mathrm{V}_{10} / \Delta \mathrm{V}_{\mathrm{CC}} \\ & \Delta \mathrm{~V}_{10} / \Delta \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ =-12 \mathrm{~V} \\ =+6 \mathrm{~V} & \\ =+-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ =-12 \mathrm{~V} \end{array}$ | 4 | - | $\begin{gathered} 0.10 \\ \cdot \\ 0.26 \end{gathered}$ | $\begin{aligned} & 1 \\ & - \\ & 1 \end{aligned}$ | - | $\begin{gathered} - \\ 0.096 \\ - \\ 0.156 \end{gathered}$ | $\begin{gathered} \cdot \\ 0.5 \\ - \\ 0.5 \end{gathered}$ | mV/V | none |
|  |  | $\begin{array}{ll}=+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & =-12 \mathrm{~V}\end{array}$ |  | - | 40 | - | . | $175$ | - |  |  |
| Device Dissipation | $\mathrm{P}_{\mathrm{T}}$ | 5 shorted to 9 $\begin{gathered} V_{C C}=+6 \mathrm{~V} \\ V_{E E}=-6 \mathrm{~V} \\ V_{C C}=+12 \mathrm{~V}, \\ V_{E E}=-12 \mathrm{~V} \\ \hline \end{gathered}$ | 4 | $\cdot$ | $102$ | - | $\cdot$ | $500$ | $\cdot$ | mW | none |

DYNAMIC CHARACTERISTICS: All tests at $f=1 \mathrm{kHz}$ except $B W_{O L}$

| Open-Loop Differential Voltage Gain | $A_{0 L}$ | $\begin{array}{rlrlrl}\mathrm{V}_{\text {CC }} & =+6 \mathrm{~V}, & \mathrm{~V}_{\mathrm{EE}} & =-6 \mathrm{~V} \\ & & =+12 \mathrm{~V} & & & =-12 \mathrm{~V}\end{array}$ | 8 | 57. | 60 | - | 66 | 70 | - | dB | $6 \& 7$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Open-Loop Bandwidth at -3 dB Point | $\mathrm{BW}_{0 \mathrm{~L}}$ | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & =-12 \mathrm{~V} \end{array}$ | 8 | 200 | 300 |  | $200$ | $320$ | - | kHz | 6 \& 7 |
| Slew Rate | SR | $\mathrm{V}_{\mathrm{CC}}$ $=+6 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{EE}}$ $=-6 \mathrm{~V}$ <br>   $R_{\text {R }}=$  <br>  $=+12 \mathrm{~V}$ $=-12 \mathrm{~V}$ $1 \mathrm{k} \Omega$ | none | $\cdot$ | 3 | - | - | 7 | - | $\mathrm{V} / \mu \mathrm{s}$ | none |
| Common-Mode Rejection Ratio | CMR |  | 11 | 70 | . 94 | - | $80$ | $103$ | - | dB | 12 |
| Maximum Output-Voltage Swing | $V_{0}(P-P)$ | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & \\ \end{array}$ | 8 | - | 6.75 | - | - | 14 | - | $V_{p, p}$ | $9 \& 10$ |
| Input Impedance | $Z_{1 N}$ | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & =-12 \mathrm{~V} \end{array}$ | 14 | 15 | 20 |  | $7.5$ | 10 | - | $\mathrm{k} \Omega$ | 13 |
| Output Impedance | ZOUT | $\begin{array}{ll} =6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & =-12 \mathrm{~V} \end{array}$ | 15 | - | 160 | - | - | 85 | - | $\Omega$ | 16 |
| Common-Mode Input-Voltage Range | VCMR | $\begin{array}{ll} =+6 \mathrm{~V} & =-6 \mathrm{~V} \\ =+12 \mathrm{~V} & =-12 \mathrm{~V} \end{array}$ | 11 |  | $\begin{gathered} +0.5 \\ -4 \end{gathered}$ | - | - | $+0.65$ $-8$ | - | V | none |
| Noise Figure | NF | $\begin{array}{rlrl} \mathrm{V}_{\mathrm{CC}} & =+3 \mathrm{~V}, \mathrm{VEE} & =-3 \mathrm{~V} \\ & =+6 \mathrm{~V} & & =-6 \mathrm{~V} \\ & =+9 \mathrm{~V} & & =-9 \mathrm{~V} \\ & =+12 \mathrm{~V} & & =-12 \mathrm{~V} \end{array}$ | 18 | $\stackrel{-}{-}$ | 6.3 8.3 $\cdot$ . | 9 <br> 12 <br> - | $\stackrel{-}{-}$ | 6.3 8.3 10 11 | 9 12 14 16 | dB | 17 |

## Linear Integrated Circuits

CA3008A, CA3010A, CA3015A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A

## TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS

Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A; Italic Numbers in Square Boxes are for CA3010A, CA3015A

INPUT OFFSET VOLTAGE AND CURRENT


Fig. 2

INPUT OFFSET VOLTAGE, INPUT OFFSET VOLTAGE SENSITIVITY, AND DEVICE DISSIPATION TEST CIRCUIT


Fig. 4

INPUT OFFSET CURRENT AND INPUT BIAS CURRENT
TEST CIRCUIT


Fig. 5

INPUT BIAS CURRENT


Fig. 3

Procedure:
Input Offset Voltage

1. Adjust $V_{E}$ for a $D C$ Output Voltage ( $V_{O U T}$ ) of $0 \pm 0.1$ volts.
2. Measure $V_{E}$ and record Input Offset Voltage in millivolts as $V_{E / 1000 .}$

Input Offset Voltage Sensitivity

1. Adjust $\mathrm{V}_{\mathrm{E}}$ for a DC Output Voltage ( $\mathrm{V}_{\mathrm{OUT}}$ ) of $0 \pm 0.1$ volts.
2. Increase $V_{C C}$ by 1 volt and record output voltage ( $V_{O U T}$ ).
3. Decrease $\left|V_{C C}\right|$ by 1 volt and record output voltage ( $V_{O U T}$ ).
4. Divide the diference between $V_{\text {OUT }}$ measured in steps 2 and 3 by the change in $V_{C C}$ in steps 2 and 3.

$$
\frac{V_{\text {OUT }}}{V_{\text {CC }}}=\frac{V_{\text {OUT }}\left(\text { Step 2) }-V_{\text {OUT }}(\text { Step 3) }\right.}{2 \text { volts }}
$$

5. Refer the reading to the input by dividing by Open Loop Voltage Gain ( $\mathrm{A}_{\mathrm{OL}}$ ).

$$
V_{I O} / V_{C C}=\frac{V_{O U T} / V_{C C}}{A_{O L}}
$$

6. Repeat procedures 1 through 5 for the Negative Supply ( $V_{E E}$ ).
7. Device Dissipation
$P_{\mathbf{T}}=V_{C C I}+V_{E E} I_{E}$
IC $=$ Direct Current into Terminal 13 or 10
$I_{E}=$ Direct Current out of Terminal 6 or 4

Procedure:
Input Bias Current and Input Offset Current

1. Adjust $V_{E}$ for $\left|V_{O U T}\right|<0.1$ V DC.
2. Measure and record $V_{E}$ and $V_{I N_{4}}$
3. Calculate the Input Bias Current using the following equation:

$$
I_{14}=\frac{V_{1 N_{4}}}{100 \mathrm{k} \Omega}
$$

4. Calculate the Input Offset Current using the following equation:

$$
I_{I O}=V_{E / 100 ~ k}
$$

## CA3008A, CA3010A, CA3015A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A

 TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITSTerminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A; Italic Numbers in Square Boxes are for CA3010A, CA3015A

OPEN LOOP VOLTAGE GAIN vS. FREQUENCY
FOR CA3008A, CA3010A, CA3015A, CA3016A, CA3037A, CA3038A


Fig. 6

OPEN LOOP VOLTAGE GAIN vs. FREQUENCY FOR CA3029A AND CA3030A.


Fig. 7

OPEN-LOOP DIFFERENTIAL VOLTAGE GAIN, MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE, AND OPEN-LOOP BANDWIDTHAT - 3 POINT TEST CIRCUIT


Procedure:

1. Adjust $V_{E}$ for $V_{O U T}= \pm 0.1 \mathrm{~V} D C$.
2. Measure Open-Loop Differential Voltage Gain (AOL) at $f=1 \mathrm{kHz}$

$$
A_{O L}=20 \operatorname{L.og}_{10} \frac{V_{O U T}}{V_{I N}}
$$

3. Measure Maximum Peak-to-Peak Output Voltage at $f=1 \mathrm{kHz}$
4. Measure Open-Loop Bandwidth at -3 dB Point

Reference Level $=A_{O L}$ at 1 kHz
Fig. 8

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vS. LOAD RESISTANCE
FOR CA3008A, CA3010A, CA3015A, CA3016A, CA3037A, CA3038A

(a)

(b)

## Linear Integrated Circuits

## CA3008A, CA3010A, CA3015A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS

Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A, Italic Numbers in Square Boxes are for CA3010A, CA3015A

MAXIMUM PEAK-TO-PEAK OUTPUT VOLTAGE vS. LOAD RESISTANCE
FOR CA3029A AND CA3030A


COMMON-MODE REJECTION RATIO AND COMMON-MODE INPUT-VOLTAGE-RANGE TEST CIRCUIT


## Procedures:

Common-Mode Rejection Rotio

1. Set $\mathrm{V}_{\text {BIAS }}=0$. Adjust $\mathrm{V}_{\mathrm{E}}$ for $\mathrm{V}_{\text {OUT }}(\mathrm{DC})=0 \pm 0.1 \mathrm{~V}$.
2. Apply $1-\mathrm{kHz}$ sinusodial input signal and adjust for $\mathrm{V}_{\mathrm{S}}=0.3 \mathrm{~V}$ (RMS).
3. Measure and record the RMS value of VOUT. An oscilloscope is used for this measurement so that the output signal may be visually separated.from noise output.
4. Calculate Common-Mode Voltage Gain:

$$
\begin{aligned}
& A_{C M}=V_{O U T} / V_{S} \\
& A_{C M} \text { in } \mathrm{dB}=-20 \mathrm{LOG}_{10} \mathrm{~V}_{\mathrm{S}} / \mathrm{V}_{\mathrm{OUT}}
\end{aligned}
$$

5. Calculate Common-Mode Rejection Ratio:

CMR in dB = ADIFF in $\mathrm{dB}-\mathrm{A}_{\mathrm{CM}}$ in dB .
Common-Mode Input-Voltoge Ronge:

1. Calculate and record CMR for various positive and negative values of VBIAS within the maximum limits shown on Page 2. The Com-mon-Mode Input-Voltage Range limits are those values of VBIAS at which CMR is 6 dB less than that calculated in Step 5 of the procedure given above.

Fig. 11


COMMON-MODE REJECTION RATIO vs. FREQUENCY


Fig. 12

Terminal Numbers in Circles are for CA3008A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A; Italic Numbers in Square Boxes are for CA3010A, CA3015A



SINGLE-ENDED INPUT IMPEDANCE TEST CIRCUIT


Fig. 14

Fig. 13
OUTPUT IMPEDANCE TEST CIRCUIT


1. With $S_{2}$ in position (c), adjust $V_{E}$ for $V_{O U T}(D C)=0 \pm 0.1$ volt.
2. With $S_{1}$ in position (a), and $S_{2}$ in position (d), record $\mathrm{V}_{\mathrm{OUT}}^{1}$ (rms).
3. With Switch $S_{1}$ in position (b) and $S_{2}$ in position (d) adjust $R_{L}$ until

92CM-14857
Fig. 15


OUTPUT IMPEDANCE vs. TEMPERATURE
Fig. 16

## Linear Integrated Circuits

CA3008A, CA3010A, CA3015A, CA3016A, CA3029A, CA3030A, CA3037A, CA3038A

NOISE FIGURE vs. FREQUENCY


Fig. 17


Fig. 18

## CA3021, CA3022, CA3023



12-Lead TO-5

## Low-Power Wideband Amplifiers

## Features:

- Lower DC Power Drain:

$$
p_{T}\left\{\begin{array}{l}
\text { CA3021 }=4 \text { mW typ } \\
\text { CA3022 }=12.5 \mathrm{~mW} \text { typ. } \\
\text { CA3023 }=35 \mathrm{~mW} \text { tp. }
\end{array}\right\}
$$

$$
\text { at } V c c=6 \mathrm{~V}
$$

- Excellent frequency response:
$-3 d B$
CA3021 $=2.4 \mathrm{MHz}$ typ.
$B W\left\{\begin{array}{l}C A 3022=7.5 \mathrm{MHz} \text { typ } \\ \text { CA3023 }=16 \mathrm{MHz} \text { typ } .\end{array}\right.$
- High Voltage Gain:
A
CA3021 $=56 \mathrm{~dB}$ typ. at 0.5 MHz
CA3022 $=57 \mathrm{~dB}$ typ. at 2.5 MHz
$C A 3023=53 \mathrm{~dB}$ typ. at 5 MHz
Wide AGC Range: 33 dB typ
- Only one powel supply (4.5 to 12 V ) required
- Hermetically sealed 12-lead TO-5style package
- Operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Applications:

- Gain-controlled linఅar
amplifiers
- AM/FM IF amplifiers
- Video amplifiers
- Limiters


92CS-14416RI
Fig. 1 - Schematic diagram for CA3021, CA3022, and CA3023.

## Linear Integrated Circuits

## CA3021, CA3022, CA3023

## ABSOLUTE-MAXIMUM RATINGS:

| OPERATING-TEMPIRATURE RANGE | $.55^{\circ} \mathrm{C} \cdot 10+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| STORAGE.TEMPERATURE RANGE | -6, $5^{\circ} \mathrm{C} 10+1.500^{\circ} \mathrm{C}$ |
| LEAD TIMPI:RATURE (During Soldering): At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 seconds max. | $+26.5{ }^{\circ} \mathrm{C}$ |
| DEVICE DISSIPATION, $\mathrm{P}_{\text {T }}$ | 120 max. |
| InPUT-SIGNAL VOLTAGE | . $3,+3$ max. |
| DC VOLTAGES AND CURRENTS | See Table Below |


|  | VOLTAGE OR CURRENT LIMITS |  | CIRCUIT CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
| TERMINAL | NEGATIVE | POSITIVE | TERMINAL | CONDITIONS |
| 1 | -3v | +3V | 1 | Connected to Voltage Source through $100 \Omega$ Resistor |
|  |  |  | 5 | +12V |
|  |  |  | 10, 11, 12 | Ground |
| 2 | -3V | +12V | 5 | +12V |
|  |  |  | 10, 11, 12 | Ground |
| 3 | OV | +12V | 5 | +12V |
|  |  |  | 10, 11, 12 | Ground |
| 4 | $\underset{10 \text { max. } \mathrm{mA}}{-12 \mathrm{~V}}$ |  | 6,11 | Ground |
| 5 | OV | $+18 \mathrm{~V}$ | 10, 11, 12 | Ground |
| 6 | $\begin{aligned} & -12 \mathrm{~V} \\ & \quad 10 \mathrm{ma} \end{aligned}$ | $\text { x. } \mathrm{mA}^{+12 \mathrm{~V}}$ | 5,11 | Ground |


|  | VOLTAGE OR CURRENT LIMITS |  | CIRCUIT CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
| TERMINAL | NEGATIVE | POSITIVE | TERMINAL | CONDITIONS |
| 7 | OV | +12V | 5 | +12V |
|  |  |  | 10, 11, 12 | Ground |
| 8 | 20 max. mA |  | 5 | +12V |
|  |  |  | 10, 11, 12 | Ground |
| 9 | -0.5V | +3V | 5 | +12V |
|  |  |  | 10, 11, 12 | Ground |
| 10 | OV | +4V | 2,5 | +12V |
|  |  |  | 11 | Ground |
| 11 | -6V | +12V | 2 | Ground |
|  |  |  | 5 | +12V |
| 12 | OV | +4V | 2,5 | +12V |
|  |  |  | 11 | Ground |

ELECTRICAL CHARACTERISTICS, at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$, unless otherwise specified

| CHARACTERISTIC |  | SYMBOL | TEST CONDITIONS |  |  | LIMITS |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { TEST SETUP } \\ & \text { AND } \\ & \text { PROCEDURE } \end{aligned}$ | FEEDBACK RESISTANCE ( $R_{B}$ ) BETWEEN TERMINALS 3 AND 7 | $\begin{gathered} \text { FRE. } \\ \text { QUENCY } \end{gathered}$ $\mathrm{f}$ | $\begin{aligned} & \text { CA3021 } \\ & \text { (TA5219) } \end{aligned}$ |  |  | $\begin{gathered} \text { CA3022 } \\ \text { (TA5236) } \end{gathered}$ |  |  | $\begin{gathered} \text { CA3023 } \\ \text { (TA5218) } \end{gathered}$ |  |  | UNITS | TYPICAL CHARACTERISTIC CURVE |
|  |  | Fig. | $\Omega$ | MHz | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Units | Fig. |
| Device Dissipation |  |  | $\mathrm{P}_{\mathrm{T}}$ | 2 | $\infty$ | - | 1 | 4 | 8 | - | - | - | -- | - | - | mW | 3a,d |
|  |  | $\infty$ |  |  | - | - | - | - | 5 | 12.5 | 24 | - | - | - | mW | 3b,d |
|  |  | $\infty$ |  |  | - | - | - | - | - | - | - | 24 | 35 | 48 | mW | 3c,d |
| Quiescent Output Voltage |  |  | $V_{0}$ | 2 | 39k | - | - | 2.2 | - | - | - | - | - | - | - | V | - |
|  |  | 10k |  |  | - | - | - | - | - | 1.9 | - | - | - | - | V |  |
|  |  | 4.7k |  |  | - | - | - | - | - | - | - | - | 1.3 | - | V |  |
| AGC Source Current |  | ${ }^{\prime}$ AGC | 4 | $\mathrm{V}_{\text {AGC }}=+6 \mathrm{~V}$ |  | - | 0.8 | - | - | 0.8 | - | - | 0.8 | - | mA | - |  |
| Voltage Gain |  | A | 5 | 560k | 0.5 | 50 | 56 | - | - | - | - | - | - | - | dB | 6 a |  |
|  |  | 39k |  | 0.8 | 40 | 46 | - | - | - | - | - | - | - | dB | 6a,d |  |
|  |  | 39k |  | 2.5 | - | - | - | 50 | 57 | - | - | - | - | dB | 6 b |  |
|  |  | 10k |  | 3 | - | - | - | 40 | 44 | - | - | - | - | dB | 6b,d |  |
|  |  | 18k |  | 5 | - | - | - | - | - | - | 50 | 53 | - | dB | 6 c |  |
|  |  | 4.7k |  | 10 | - | - | - | - | - | - | 40 | 44 | - | dB | 6c,d |  |
| Bandwidth at -3 dB Point |  |  | BW | 5 | 39k | - | 0.8 | 2.4 | - | - | - | - | - | - | - | MHz | 6 a |
|  |  | 10k |  |  | - | - | - | - | 3 | 7.5 | - | - | - | - | MHz | 6 b |  |
|  |  | 4.7k |  |  | - | - | - | - | - | - | - | 10 | 16 | - | MHz | 6c |  |
| Input- <br> Impedance Components | $\begin{array}{\|c\|} \hline \text { Input } \\ \text { Resistance } \end{array}$ |  | $\mathrm{R}_{\text {IN }}$ | 7 | 39k | 1 | - | 4000 | - | - | - | - | - | - | - | $\Omega$ | - |
|  |  |  |  |  | 10k | 5 | - | - | - | - | 1380 | - | - | - | - | $\Omega$ |  |
|  |  |  |  |  | 4.7k | 10 | - | - | - | - | - | - | - | 300 | - | $\Omega$ |  |
|  | Input Capacitance |  | $\mathrm{C}_{\text {IN }}$ | 7 | 39k | 1 | - | 11 | - | - | - | - | - | - | - | pF | - |
|  |  | 10k |  |  | 5 | - | - | - | - | 18 | - | - | - | - | pF |  |
|  |  | 4.7k |  |  | 10 | - | - | - | - | - | - | - | 13 | - | pF |  |
| Output Resistance |  | ROUT | 8 | 39k | 1 | - | 300 | - | - | - | - | - | - | - | $\Omega$ | - |  |
|  |  | 10k |  | 5 | - | - | - | - | 120 | - | - | - | - | $\Omega$ |  |  |
|  |  | 4.7k |  | 10 | - | - | - | - | - | - | - | 100 | - | $\Omega$ |  |  |
| Noise Figure |  |  | NF | 9 | 39k | 1 | - | 4.2 | 8.5 | - | - | - | - | - | - | dB | - |
|  |  | 10k |  |  | 1 | - | - | - | - | 4.4 | 8.5 | - | - | - | dB |  |  |
|  |  | 4.7k |  |  | 1 | - | - | - | - | - | - | - | 6.5 | 8.5 | dB |  |  |
| AGC Range |  |  | AGC | 10 | - | 1 | - | 33 | - | - | - | - | - | - | - | dB | - |
|  |  | - |  |  | 5 | - | - | - | - | 33 | - | - | - | - | dB |  |  |
|  |  | - |  |  | 10 | - | - | - | - | - | - | - | 33 | - | dB |  |  |
| Maximum Output Voltage (RMS Value) |  | $\mathrm{v}_{\text {out }}$ | 5 | 39k | 1 | - | 0.6 | - | - | - | - | - | - | - | $V$ (rms) | )- |  |
|  |  | 10k |  | 5 | - | - | - | - | 0.7 | - | - | - | - | $V$ (rms) |  |  |
|  |  | 4.7k |  | 10 | - | - | - | - | - | - | - | 0.5 | - | $\mathrm{V}_{(\mathrm{rms}}$ |  |  |

## Linear Integrated Circuits

## CA3021, CA3022, CA3023

TEST SETUP FOR MEASUREMENT OF DEVICE DISSIPATION AND QUIESCENT OUTPUT VOLTAGE

$P_{\mathbf{T}}=V_{C C}{ }^{(1)}$
Fig. 2

DEVICE DISSIPATION VS DC SUPPLY VOLTAGE FOR CA3022


Fig. $3(b)$

DEVICE DISSIPATION VS TEMPERATURE FOR
CA3021, CA3022, AND CA3023


Fig. 3 (d)

DEVICE DISSIPATION VS DC SUPPLY VOLTAGE FOR CA3021


Fig. 3(a)

DEVICE DISSIPATION VS DC SUPPLY VOLTAGE
FOR CA 3023

$92 C 5-14389$
Fig.3(c)

## TEST SETUP FOR MEASUREMENT OF AGC SOURCE CURRENT


'AGC IS THE CURRENT FLOWING INTO TERMINAL 2.
Fig. 4

## CA3021, CA3022, CA3023

TEST SETUP FOR MEASUREMENTSOF VOLTAGE-GAIN, -3dB BANDWIDTH, AND MAXIMUM OUTPUT VOLTAGE


PROCEDURES
92CS-14430
Voltage Gain:
(a) Set $\mathrm{e}_{\mathrm{in}}=0.5 \mathrm{mV}$ at frequency specified, read $\mathrm{e}_{\text {out }}$ Voltage Gain
$(A)=20 \log _{10}$
Bandwidth: $\frac{e_{\text {out }}}{e_{\text {in }}}$
(a) Set $e_{\text {out to }}$ to convenient reference voltage at $\mathrm{f}=100 \mathrm{kHz}$ and record corresponding value of $\mathrm{e}_{\mathrm{in}}$.
(b) Increase the frequency, keeping $e_{\text {in }}$ constant until $e_{\text {out }}$ drops 3-dB. Record Bandwidth.

Fig. 5
VOLTAGE GAIN VS FREQUENCY FOR CA3022


Fig. 6(b)


Fig.6(d)

VOLTAGE GAIN VS FREQUENCY FOR CA3021


Fig.6(a)

VOLTAGE GAIN VS FREQUENCY FOR CA3023


Fig. 6(c)

VOLTAGE GAIN VS TEMPERATURE FOR CA3021, CA3022, AND CA3023

Linear Integrated Circuits

## CA3021, CA3022, CA3023

TEST SETUP FOR MEASUREMENT OF INPUT. IMPEDANCE COMPONENTS


* $\mathrm{e}_{\mathrm{in}} \leqslant 10 \mathrm{mV}$

Fig. 7

TEST SETUP FOR MEASUREMENT OF OUTPUT RESISTANCE


* $\mathrm{e}_{\mathrm{in}} \leqslant 10 \mathrm{mV}$

Fig. 8
test setup for measurement of agc range


AGC RANGE $=20$ LOG $_{10} \frac{\text { A WITH S IN POSITION } 1}{\text { A WITH S IN POSITION } 2}$
( $\mathrm{A}=$ VOLTAGE GAIN)

$$
\begin{aligned}
& \mathrm{CA} 3021-\mathrm{R}_{\beta}=39 \mathrm{k} \Omega \\
& \mathrm{CA} 3022-\mathrm{R}_{\beta}=10 \mathrm{k} \Omega \\
& \mathrm{CA} 3023-\mathrm{R}_{\beta}=4.7 \mathrm{k} \Omega
\end{aligned}
$$

Fig. 9

|  | $f$ |
| :--- | :---: |
|  | MHz |
| CA3021 | 1 |
| CA3022 | 5 |
| CA3023 | 10 |

Fig. 10

Wideband Operational Amplifier

Features:

- High open-loop gain at video frequencies - $42 d B$ typ. at 1 MHz
- High unity-gain crossover frequency ( $f_{T}$ ) - 38 MHz typ.
- Wide power bandwidth - $V_{0}=18$ Vp-p typ. at 1.2 MHz
- High slew rate - 70 V/ $\mu$ s [typ.] in 20 dB amplifier
25 V/ $\mu \mathrm{s}$ [typ.] in unity-gain amplifier
- Fast settling time $-0.6 \mu s$ typ.
- High output current - $\pm 15 \mathrm{~mA}$ min
- LM118, 748/LM101 pin compatibility
- Single capacitor compensation
- Offset null terminals


## Applications:

- Video amplifiers
- Fast peak detectors
- Meter-driver amplifiers
- High-frequency feedback amplifiers
- Video pre-drivers
- Oscillators
- Multivibrators
- Voltage-controlled oscillator
- Fast comparators

RCA-CA3100S, CA3100T is a large-signal wideband, highspeed operational amplifier which has a unity gain crossover frequency ( $\mathrm{f}_{\mathrm{T}}$ ) of approximately 38 MHz and an openloop, 3 dB corner frequency of approximately 110 kHz . It can operate at a total supply voltage of from 14 to 36 volts ( $\pm 7$ to $\pm 18$ volts when using split supplies) and can provide at least $18 \mathrm{Vp-p}$ and $30 \mathrm{~mA} \mathrm{p-p}$ at the output when operating from $\pm 15$ volt supplies. The CA3100 can be compensated with a single external capacitor and has dc offset adjust
terminals for those applications requiring offset null. (See Fig. 15).
The CA33100 circuit contains both bipolar and P-MOS transistors on a single monolithic chip.
The CA3'100 is supplied in either the standard 8-lead TO-5 package ("T" suffix), or in the 8-lead TO-5 dual-in-line formed-lead "DIL'CAN" package ("S" suffix).


Fig. 1 - Schematic diagram for CA3100.

## Linear Integrated Circuits

## CA3100 Types

ELECTRICAL CHARACTERISTICS, At $T_{A}=25^{\circ} \mathrm{C}$ :

| CHARACTERISTICS | TEST CONDITIONS SUPPLY VOLTAGE ( $\left.V^{+}, V^{-}\right)=15 \mathrm{~V}$ UNLESS OTHERWISE SPECIFIED | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| STATIC |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | $\mathrm{V}_{\mathrm{O}}=0 \pm 0.1 \mathrm{~V}$ | - | $\pm 1$ | $\pm 5$ | mV |
| Input Bias Current, IIB | $\mathrm{V}_{\mathrm{O}}=0 \pm 1 \mathrm{~V}$ | - | 0.7 | 2 | $\mu \mathrm{A}$ |
| Input Offset Current, $l_{1 O}$ |  | - | $\pm 0.05$ | $\pm 0.4$ | $\mu \mathrm{A}$ |
| Low-Frequency Open-Loop Voltage Gain, $\mathrm{A}_{\mathrm{OL}}{ }^{\bullet}$ | $V_{O}= \pm 1 \mathrm{~V}$ Peak, $F=1 \mathrm{kHz}$ | 56 | 61 | - | dB |
| Common-Mode Input Voltage Range, $V_{\text {ICR }}$ | $\mathrm{CMRR} \geq 76 \mathrm{~dB}$ | $\pm 12$ | $\begin{aligned} & +14 \\ & -13 \end{aligned}$ | - | V |
| Common-Mode <br> Rejection Ratıo, CMRR | $V_{1}$ Common Mode $= \pm 12 \mathrm{~V}$ | 76 | 90 | - | dB |
| Maximum Output Voltage: Positive, $\mathrm{V}_{\mathrm{OM}}{ }^{+}$ Negative, $\mathrm{V}_{\mathrm{OM}}$ | Differential Input Voltage $=0 \pm 0.1 \mathrm{~V}$ $R_{L}=2 \mathrm{~K} \Omega \Omega$ | $\begin{array}{r}+9 \\ \hline-9\end{array}$ | +11 -11 | - | V |
| Maximum Output Current: <br> Positive, $\mathrm{IOM}^{+}$ <br> Negative, ${ }^{1} \mathrm{OM}^{-}$ | Differential Input Voltage $=0 \pm 0.1 \mathrm{~V}$ $R_{L}-250 S \Omega$ | +15 -15 | +30 -30 | - | mA |
| Supply Current, ${ }^{+}$ | $\mathrm{V}_{\mathrm{O}}-0 \pm 01 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{KS} 2$ | - | 8.5 | 10.5 | mA |
| Power-Supply <br> Rejection Ratio, PSRR | $\Delta v^{+}= \pm 1 \mathrm{~V}, \Delta \mathrm{~V}= \pm 1 \mathrm{~V}$ | 60 | 70 | - | dB |
| DYNAMIC |  |  |  |  |  |
| Unity-Gaın Crossover Frequency, $\mathrm{f}^{T}$ | $\mathrm{C}_{\mathrm{C}}=0, \mathrm{~V}_{\mathrm{O}}=03 \mathrm{~V}(\mathrm{P} \cdot \mathrm{P})$ | - | 38 | - | MHz |
| 1. MHz Open-Loop Voltage Gain, ${ }^{A}$ OL | $t=1 \mathrm{MHz}, \mathrm{C}_{\mathrm{C}}=0, \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V}(\mathrm{P}-\mathrm{P})$ | 36 | 42 | - | dB |
| Slew Rate, SR: 20-dB Amplifier | $A_{V}=10, C_{C}=0, V_{1}=1 \mathrm{~V}$ (Pulse) | 50 | 70 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Follower Mode | $A_{V}=1, C_{C}=10 \mathrm{pF}, \mathrm{V}_{1}=10 \mathrm{~V}($ Pulse $)$ | - | 25 | - |  |
| Power Bandwidth, PBW ${ }^{\Delta}$ : 20-dB Amplifier | $A_{V}=10, C_{C}=0, V_{O}=18 \mathrm{~V}(P-P)$ | 0.8 | 1.2 | - | MHz |
| Follower Mode | $A_{V}=1, C_{C}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{O}}=18 \mathrm{~V}(\mathrm{P} . \mathrm{P})$ | - | 0.4 | - |  |
| Open-Loop Differential Input Impedance, $Z_{1}$ | $F=1 \mathrm{MHz}$ | - | 30 | - | $k \Omega$ |
| Open-Loop Output Impedance, $\mathrm{Z}_{\mathrm{O}}$ | $\mathrm{F}=1 \mathrm{MHz}$ | - | 110 | - | $\Omega$ |
| Wideband Noise Voltage Referred to Input, en(Total) | $B W=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{S}}=1 \mathrm{~K} \Omega$ | - | 8 | - | $\mu \mathrm{V}_{\text {RMS }}$ |
| $\begin{aligned} & \text { Settling Time, } \mathrm{t}_{\mathrm{s}} \\ & {\left[\begin{array}{l} \text { To Within } \pm 50 \mathrm{mV} \text { of } 9 \mathrm{~V} \\ \text { Output Swing } \end{array}\right]} \end{aligned}$ | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{KSR}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ | - | 0.6 | - | $\mu \mathrm{s}$ |
| $\frac{\text { Slew Rate }}{\pi V_{O}(P \cdot P)} \quad \bullet$ Low-frequency dynamic |  | eristic |  |  |  |



S \& T Suffixes


E Suffix

TERMINAL ASSIGNMENTS

MAXIMUM RATINGS, Absolute-Maximum Values:


* If the supply voltage is less than $\pm 15$ volts, the maximum input voltage to ground is equal to the supply voltage.
- CA3100S, CA3100T does not contain circuitry to protect against short circuits in the output.

TYPICAL CHARACTERISTIC CURVES


Fig 2 - Open-loop gain, open-loop phase shift vs. frequency.


Fig. 4 - Open-loop gain vs. frequency and supply voltage.


Fig. 6 - Slew rate vs. compensation capacitance.


Fig. 3 - Open-loop gain vs. frequency and temperature.


Fig 5 - Required compensation capacitance vs. closed-loop gain.


Fig. 7 - Typical open-loop output impedance vs. frequency.

## Linear Integrated Circuits

## CA3100 Types

TYPICAL CHARACTERISTIC CURVES (Cont'd)


Fig. 8 - Wideband input noise voltage vs. source resistance.


Fig. 10 - Maximum output voltage swing vs. frequency.


Fig. 12 - Maximum output voltage vs. supply voltage.


Fig. 9 - Typical open-loop differential input impedance vs. frequency.


Fig. 11 - Common-mode input voltage range vs. supply voltage.


Fig. 13 - Supply current vs, supply voltage.


Fig. 14 - Input bias current vs. supply voltage.

## TEST CIRCUITS



Fig. 15 - Open-loop voltage gain test circuit.


Fig. 17 - Follower slew rate test circuit.


Fig. 19 - Output voltage swing $\left(V_{O M}\right)$, output current swing (IOM) test circuit.


Fig. 16 - Slew rate in $10 \times$ amplifier test circuit.


Fig. 18 - Wideband input noise voltage test circuit.


Fig. 20 - Settling time test circuit.

TYPICAL APPLICATIONS


Fig. $21-20 d B$ video amplifier.


Fig. $22-20 d B$ video line driver.

## Linear Integrated Circuits

## CA3100 Types

TYPICAL APPLICATIONS (Cont'd)


Fig. 23 - Fast positive peak detector.


Fig. 24-1 MHz meter-driver amplifier.

Chip Dimensions and Pad Layout


## CA3100H Chip

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$.


## BiMOS

# Operational Amplifiers 

With MOS/FET Input/ COS/MOS Output

## FEATURES:

- MOS/FET input stage provides: very high $Z=1.5 T \Omega\left(1.5 \times 10^{12} \Omega\right)$ typ. very low $I I=5 \rho A$ typ. at $15-\mathrm{V}$ operation

$$
2 \text { pA typ. at 5-V operation }
$$

$2 p A$ typ. at 5-V operation
Common-mode input-voltage range includes negative supply rail; input terminals can be swung 0.5 V below negative supply rail

- COS/MOS output stage permits signal swing Ideal for single-supply to either (or both) supply rails
applications

RCA-CA3130T, CA3130E, CA3130S, CA-3130AT, CA $3130 A S, C A 3130 A E, C A 3130 B T$, and CA3130BS are integrated-circuit operational amplifiers that combine the advantages of both COS/MOS and bipolar transistors on a monolithic chip.

Gate-protected p-channel MOS/FET (PMOS) transistors are used in the input circuit to provide very-high-input impedance, very-low-input current, and exceptional speed performance. The use of PMOS field-effect transistors in the input stage results in common-mode input-voltage capability down to 0.5 volt below the negative-supply terminal, an important attribute in single-supply applications.

A complementary-symmetry MOS (COS/MOS) transistorpair, capable of swinging the output voltage to within 10 millivolts of either supply-voltage terminal (at very high values of load impedance), is employed as the output circuit.
The CA3130 Series circuits operate at supply voltages ranging from 5 to 16 volts, or $\pm 2.5$ to $\pm 8$ volts when $u$ sing split supplies. They can be phase compensated with a single external capacitor, and have terminals for adjustment of offset voltage for applications requiring offset-null capability. Terminal provisions are also made to permit strobing of the output stage.

The CA3130 Series is supplied in standard 8-lead TO-5 style packages (T suffix), 8-lead dual-in-line formed lead TO-5 style "DIL-CAN" packages (S suffix). The CA3130 is available in chip form ( $H$ suffix). The CA3130 and CA3130A are also available in the Mini-DIP 8-lead dual-in-line plastic

- Low $V_{I O}: 2 \mathrm{mV}$ max. (CA3130B)
- Wide BW: 15 MHz typ. (unity-gain crossover)
- High SR: $10 \mathrm{~V} / \mu$ s typ. (unity-gain follower)
- High output current (IO): 20 mA typ.
- High $A_{O L}: 320,000$ (110 dB) typ.
- Compensation with single external capacitor


## APPLICATIONS:

- Ground-referenced single-supply amplifiers
- Fast sample-hold amplifiers
- Long-duration timers/monostables
- High-input-impedance comparators (ideal interface with digital COS/MOS)
- High-input-impedance wideband amplifiers
- Voltage followers
(e.g., follower for single-supply D/A converter)
- Voltage regulators (permits control of output voltage
down to zero volts)
- Peak detectors
- Single-supply full-wave precision rectifiers
- Photo-diode sensor am,olifiers
package (E suffix). All types operate over the full militarytemperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The CA3130B is intended for applications requiring premium-grade specifications. The CA3130A offers superior input characteristics over those of the CA3130.


## Linear Integrated Circuits

CA3130, CA3130A, CA3130B
ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$ (Unless otherwise specified)

| CHARACTERISTIC | LIMITS |  |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3130B (T,S) |  |  | CA3130A (T,S, E) |  |  | CA3130 (T,S,E) |  |  |  |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage, $\left\|V_{10}\right\|, V^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 0.8 | 2 | - | 2 | 5 | - | 8 | 15 | mV |
| Input Offset Current, $\left\|l_{10}\right\|, V^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 0.5 | 10 | - | 0.5 | 20 | - | 0.5 | 30 | pA |
| $\begin{aligned} & \text { Input Current, } I_{1} \\ & \mathrm{~V}^{ \pm}= \pm 7.5 \mathrm{~V} \end{aligned}$ | - | 5 | 20 | - | 5 | 30 | - | 5 | 50 | pA |
| Large-Signal Voltage Gain, AOL | 100 k | 320 k | - | 50 k | 320 k | - | 50 k | 320 k | - | V/V |
| $\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}_{\mathrm{p} \text {-p }}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | 100 | 110 | - | 94 | 110 | - | 94 | 110 | - | dB |
| Common-Mode Rejection Ratio,CMRR | 86 | 100 | - | 80 | 90 | - | 70 | 90 | - | dB |
| Common-Mode InputVoltage Range, $V_{\text {ICR }}$ | 0 | $\begin{array}{c\|} \hline-0.5 \\ \text { to } \\ 12 \\ \hline \end{array}$ | 10 | 0 | -0.5 <br> $: 0$ <br> 12 | 10 | 0 | $\begin{gathered} -0.5 \\ \text { to } \\ 12 \\ \hline \end{gathered}$ | 10 | V |
| Power-Supply Rejection Ratio, $\Delta V_{10} / \Delta V^{ \pm}$ $\mathrm{V}^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 32 | 100 | - | 32 | 150 | - | 32 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
| Maximum Output Voltage: <br> At $R_{\mathrm{L}}=2 \mathrm{k} \Omega \frac{\mathrm{V}_{\mathrm{OM}^{+}}}{\mathrm{V}_{\mathrm{OM}^{-}}}$ | 12 | 13.3 | - 0 | 12 | 13.3 | - 0. | 12 | 13.3 <br> 0.002 | $\underline{-}$ |  |
| $\begin{array}{ll}\text { At } \mathrm{R}_{\mathrm{L}}=\infty & \mathrm{V}_{\mathrm{OM}^{+}} \\ \mathrm{V}_{\mathrm{OM}^{-}}\end{array}$ | 14.99 | 15 | $\stackrel{-}{0.01}$ | 14.99 | $\frac{15}{0}$ | - 0.01 | 14.99 | 15 | - 0 | V |
| $\begin{aligned} & \hline \text { Maximum Output } \\ & \text { Current: } \\ & \text { 'OM }{ }^{+} \text {(Source) @ } \\ & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \\ & \hline \end{aligned}$ | 12 | 22 | 45 | 12 | 22 | 45 | 12 | 22 | 45 |  |
| $\begin{gathered} \mathrm{I}_{\mathrm{OM}}{ }^{-}(\text {Sink }) @ \\ \mathrm{~V}_{\mathrm{O}}=15 \mathrm{~V} \\ \hline \end{gathered}$ | 12 | 20 | 45 | 12 | 20 | 45 | 12 | 20 | 45 | mA |
| Supply Current, $I^{+}$: $\mathrm{V}_{\mathrm{O}}=7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ | - | 10 | 15 | - | 10 | 15 | - | 10 | 15 |  |
| $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ | - | 2 | 3 | - | 2 | 3 | - | 2 | 3 | mA |
| Input Offset Voltage Temp. Drift, $\Delta V_{10} / \Delta T^{*}$ | - | 5 | - | - | 10 | - | - | 10 | - | $\mu \vee /{ }^{\circ} \mathrm{C}$ |



Fig. 1 - Functional diagrams for the CA3130 series.

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

| CHARACTERISTIC | TEST CONDITIONS $\begin{aligned} \mathrm{V}^{+} & =+7.5 \mathrm{~V} \\ \mathrm{~V}^{-} & =-7.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}} & =25^{\circ} \mathrm{C} \end{aligned}$ <br> (Unless Otherwise Specified) | $\begin{aligned} & \text { CA3130B } \\ & (T, S) \end{aligned}$ | $\begin{gathered} \text { CA3130A } \\ (T, S, E) \end{gathered}$ | $\begin{array}{r} \text { CA3130 } \\ (T, S, E) \end{array}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage Adjustment Range | $10 \mathrm{k} \Omega$ across Terms. 4 and 5 or 4 and 1 | $\pm 22$ | $\pm 22$ | $\pm 22$ | mV |
| Input Resistance, $\mathrm{R}_{1}$ |  | 1.5 | 1.5 | 1.5 | $T \Omega$ |
| Input Capacitance, $\mathrm{C}_{1}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 4.3 | 4.3 | 4.3 | pF |
| Equivalent Input Noise Voltage, $\mathrm{e}_{\mathrm{n}}$ | $\begin{aligned} \mathrm{BW} & =0.2 \mathrm{MHz} \\ \mathrm{R}_{\mathrm{S}} & =1 \mathrm{M} \Omega^{*} \end{aligned}$ | 23 | 23 | 23 | $\mu \mathrm{V}$ |
| Unity Gain Crossover | $\mathrm{C}_{\mathrm{C}}=0$ | 15 | 15 | 15 | MHz |
| Frequency, $\mathrm{f}_{\mathrm{T}}$ | $\mathrm{C}_{\mathrm{C}}=47 \mathrm{pF}$ | 4 | 4 | 4 |  |
| Slew Rate, SR: Open Loop | $\mathrm{C}_{C}=0$ | 30 | 30 | 30 | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop | $\mathrm{C}_{\mathrm{C}}=56 \mathrm{pF}$ | 10 | 10 | 10 |  |
| Transient Response: Rise Time, $\mathrm{t}_{\mathrm{r}}$ | $\begin{aligned} & C_{C}=56 \mathrm{pF} \\ & C_{\mathrm{L}}=25 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \text { (Voltage } \\ & \text { Follower) } \end{aligned}$ | 0.09 | 0.09 | 0.09 | $\mu \mathrm{s}$ |
| Overshoot |  | 10 | 10 | 10 | \% |
| Settling Time ( $4 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ Input to $<0.1 \%$ ) |  | 1.2 | 1.2 | 1.2 | $\mu \mathrm{s}$ |

* Although a $1-M \Omega$ source is used for this test, the equivalent input noise remains constant for values of $R_{S}$ up to 10 MS .

| CHARACTERISTIC | TEST CONDITIONS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{V}^{+}=5 \mathrm{~V} \\ \mathrm{~V}^{-}=0 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ <br> (Unless Otherwise Specified) | $\begin{gathered} \text { CA3130B } \\ (T, S) \end{gathered}$ | $\begin{gathered} \text { CA3130A } \\ (T, S, E) \end{gathered}$ | $\begin{array}{r} \text { CA3130 } \\ (T, S, E) \end{array}$ | UNITS |
| Input Offset Voltage, $\mathrm{V}_{10}$ |  | 1 | 2 | 8 | mV |
| Input Offset Current, $\mathrm{I}_{10}$ |  | 0.1 | 0.1 | 0.1 | pA |
| Input Current, I |  | 2 | 2 | 2 | pA |
| Common-Mode Rejection Ratio, CMRR |  | 100 | 90 | 80 | dB |
| Large-Signal Voltage Gain, AOL | $\begin{aligned} & V_{O}=4 \mathrm{~V}_{\mathrm{p} \cdot \mathrm{p}} \\ & R_{\mathrm{L}}=5 \mathrm{k} \Omega \end{aligned}$ | 100 k | 100 k | 100 k | V/V |
|  |  | 100 | 100 | 100 | dB |
| Common-Mode Input Voltage Range, VICR |  | 0 to 2.8 | 0 to 2.8 | 0 to 2.8 | V |
| Supply Current, $\mathrm{I}^{+}$ | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{L}}=\infty \end{gathered}$ | 300 | 300 | 300 | $\mu \mathrm{A}$ |
|  | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{L}}=\infty \end{gathered}$ | 500 | 500 | 500 |  |
| Power Supply Rejection Ratio, $\Delta V_{10} / \Delta V^{+}$ |  | 200 | 200 | 200 | $\mu \mathrm{V} / \mathrm{V}$ |

## Linear Integrated Circuits

## CA3130, CA3130A, CA3130B

## MAXIMUM RATINGS, Absolute-Maximum Values



TEMPERATURE RANGE:
OPERATING (all types) . . . . . -55 to $+125^{\circ} \mathrm{C}$
STORAGE (all types) .. . . . . . . -65 to $+150^{\circ} \mathrm{C}$
OUTPUT SHORT-CIRCUIT
DURATION*....:........ INDEFINITE
LEAD TEMPERATURE
(DURING SOLDERING):
AT DISTANCE $1 / 16 \pm 1 / 32$ INCH
$(1.59 \pm 0.79 \mathrm{~mm})$ FROM GASE
FOR 10 SECONDS MAX
$+265^{\circ} \mathrm{C}$
*Short circuit may be applied to ground or to either supply.


Fig. 2 - Schematic diagram of the CA3130 Series

## CIRCUIT DESCRIPTION

Fig. 3 is a block diagram of the CA3130 Series COS/MOS Operational Amplifiers. The input terminals may be operated down to 0.5 V below the negative supply rail, and the output can be swung very close to either supply rail in many applications. Consequently, the CA3130 Series circuits are ideal for single-supply operation. Three Class A amplifier stages, having the individual gain capability and current consumption shown in Fig. 3, provide the total gain of the CA3130. A biasing circuit provides two potentials for common use in the first and
second stages. Term. 8 can be used both for phase compensation and to strobe the output stage into quiescence. When Term. 8 is tied to the negative supply rail (Term. 4) by mechanical or electrical means, the output potential at Term. 6 essentially rises to the positive supply-rail potential at Term. 7. This condition of essentially zero current drain in the output stage under the strobed "OFF" condition can only be achieved when the ohmic load resistance presented to the amplifier is very high (e.g., when the amplifier output is used to drive COS/MOS digital circuits in comparator applications).

Input Stages-The circuit of the CA3130 is shown in Fig. 2. It consists of a differentialinput stage using PMOS field-effect transistors (Q6, Q7) working into a mirror-pair of bipolar transistors (O9, Q10) functioning as load resistors together with resistors R3 through R6. The mirror-pair transistors also function as a differential-to-single-ended converter to provide base drive to the secondstage bipolar transistor (Q11). Offset nulling, when desired, can be effected by connecting a 100,000 -ohm potentiometer across Terms. 1 and 5 and the potentiometer slider arm to Term. 4. Cascode-connected PMOS transistors Q2, Q4 are the constant-current source for the input stage. The biasing circuit for the constant-current source is subsequently described. The small diodes D5 through D8 provide gate-oxide protection against highvoltage transients, e.g., including static electricity during handling for $\mathrm{Q6}$ and $\mathrm{Q7}$.
Second-Stage-Most of the voltage gain in the CA3130 is provided by the second amplifier stage, consisting of bipolar transistor Q11 and its cascode-connected load resistance provided by PMOS transistors 03 and 05. The source of bias potentials for these PMOS transistors is subsequently described. MillerEffect compensation (roll-off) is accomplished by simply connecting a small capacitor between Terms. 1 and 8. A 47-picofarad capacitor provides sufficient compensation for stable unity-gain operation in most applications.
Bias-Source Circuit-At total supply voltages, somewhat above 8.3 volts, resistor R2 and zener diode Z 1 serve to establish a voltage of 8.3 volts across the series-connected circuit, consisting of resistor R1, diodes D1 through D4, and PMOS transistor Q1. A tap at the junction of resistor R1 and diode D4 provides a gate-bias potential of about 4.5 volts for PMOS transistors Q4 and Q5 with respect to Term. 7. A potential of about 2.2 volts is developed across diode-connected PMOS transistor 01 with respect to Term. 7 to provide gate bias for PMOS transistors Q2 and Q3. It


TOTAL SUPPLY VOLTAGE (for indicated voltage gains) - is V

- WITH NPUT TERMWALS BIASED SO THAT TERM 6 POTENTIAL
IS $\rightarrow 7 S \mathrm{~V}$ ABOVE TERM 4 .
- with output terminal obiven to either supply rail

Fig. 3 - Block diagram of the CA3130 Series.
should be noted that Q 1 is "mirror-connected" $\dagger$ to both 02 and 03 . Since transistors Q1, Q2, Q3 are designed to be identical, the approximately 200 -microampere current in Q1 establishes a similar current in 02 and 03 as constant-current sources for both the first and second amplifier stages, respectively.
At total supply voltages somewhat less than 8.3 volts, zener diode Z 1 becomes nonconductive and the potential, developed across series-connected R1, D1-D4, and Q1. varies directly with variations in supply voltage, Consequently, the gate bias for $\mathrm{O4}$, 05 and 02, 03 varies in accordance with supply-voltage variations. This variation results in deterioration of the power-supplyrejection ratio (PSRR) at total supply voltages below 8.3 volts. Operation at total supply voltages below about 4.5 volts results in seriously degraded performarice.
Output Stage-The output stage consists of a drain-loaded inverting amplifier using COS/ MOS transistors operating in the Class A mode. When operating into very high resistance loads, the output can be swung within millivolts of either supply rail. Because the output stage is a drain-loaded amplifier, its gain is dependent upon the load impedance. The transfer characteristics of the output stage for a load returned to the negative supply rail are shown in Fig. 6. Typical opamp loads are readily driven by the output stage. Because large-signal excursions are nonlinear, requiring feedback for good waveform reproduction, transient delays may be encountered. As a voltage follower, the amplifier can achieve 0.01 per cent accuracy levels, including the negative supply rail.
†For general information on the characteristics of COS/MOS transistor-pairs in linear-circuit applications, see File No. 619, data bulletin on CA3600E "COS/MOS Transistor Array".


Fig. 4 - Open-loop voltage gain and phase shift vs. frequency for various values of $C_{L}, C_{C}$ and $R_{L}$.

## Linear Integrated Circuits

## CA3130, CA3130A, CA3130B



Fig. 5 - Open-loop gain vs. temperature.


Fig. 7 - Quiescent supply current vs. supply voltage.


Fig. 9 - Voltage across PMOS output transistor (Q8) vs. load current.

## Input Current Variation with CommonMode Input Voltage

As shown in the Table of Electrical Characteristics, the input current for the CA3130 Series Op-Amps is typically 5 pA at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ when terminals 2 and 3 are at a commonmode potential of +7.5 volts with respect to negative supply Terminal 4. Fig. 11 contains data showing the variation of input current as a function of common-mode input voltage at $T_{A}=25^{\circ} \mathrm{C}$. These data show that circuit designers can advantageously exploit these characteristics to design circuits which typically require an input current of less than 1 pA , provided the common-mode input voltage does not exceed 2 volts. As previously noted, the input current is essentially the result of the leakage current through the


Fig. 6 - Voltage transfer characteristics of COS/MOS output stage.


92cs-24720
Fig. 8 - Quiescent supply current vs. supply voltage at several temperatures.


Fig. 10 - Voltage across NMOS output transistor (Q12) vs. load current.
gate-protection diodes in the input circuit and, therefore, a function of the applied


Fig. 11 - Input current vs. common-mode voltage.
voltage. Although the finite resistance of the glass terminal-to-case insulator of the TO-5 package also contributes an increment of leakage current, there are useful compensating factors. Because the gate-protection network functions as if it is connected to Terminal 4 potential, and the TO-5 case of the CA3130 is also internally tied to Terminal 4, input terminal 3 is essentially "guarded" from spurious leakage currents.

## Offset Nulling

Offset-voltage nulling is usually accomplished with a 100,000 -ohm potentiometer connected across Terms. 1 and 5 and with the potentiometer slider arm connected to Term. 4. A fine offset-null adjustment usually can be effected with the slider arm positioned in the mid-point of the potentiometer's total range.

## Input-Current Variation with Temperature

The input current of the CA3130 Series circuits is typically 5 pA at $25^{\circ} \mathrm{C}$. The major portion of this input current is due to leakage current through the gate-protective diodes in the input circuit. As with any semiconductorjunction device, including op amps with a junction-FET input stage, the leakage current approximately doubles for every $10^{\circ} \mathrm{C}$ increase in temperature. Fig. 12 provides data on the typical variation of input bias current as a function of temperature in the CA3130.


Fig. 12 - Input current vs. ambient temperature.
In applications requiring the lowest practical input current and incremental increases in current because of "warm-up" effects, it is suggested that an appropriate heat sink be used with the CA3130. In addition, when "sinking" or "sourcing" significant output current the chip temperature increases, causing an increase in the input current. In such cases, heat-sinking can also very markedly reduce and stabilize input current variations.

## Input-Offset-Voltage ( $\mathrm{V}_{1 \mathrm{O}}$ ) Variation with DC Bias vs. Device Operating Life

It is well known that the characteristics of a MOS/FET device can change slightly when a dc gate-source bias potential is applied to the device for extended time periods. The magni-
tude of the change is increased at high temperatures. Users of the CA3130 should be alert to the possible impacts of this effect if the application of the device involves extended operation at high temperatures with a significant differential dc bias voltage applied across Terms. 2 and 3. Fig. 13 shows typical data pertinent to shifts in offset voltage encountered with CA3130 devices (TO-5 package) during life testing. At lower temperatures (TO-5 and plastic), for example at $85^{\circ} \mathrm{C}$, this change in voltage is considerably less. In typical linear applications where the differential voltage is small and symmetrical, these incremental changes are of about the same magnitude as those encountered in an operational amplifier employing a bipolar transistor input stage. The two-volt dc differential voltage example represents conditions when the amplifier output stage is "toggled", e.g., as in comparator applications.


Fig. 13 - Typical incremental offset-voltage shift vs. operating life.

## Power-Supply Considerations

Because the CA3130 is very useful in singlesupply applications, it is pertinent to review some considerations relating to power-supply current consumption under both single- and dual-supply service. Figs. 14a and 14b show the CA3130 connected for both dual- and single-supply operation.
Dual-supply operation: When the output voltage at Term. 6 is zero-volts, the currents supplied by the two power supplies are equal. When the gate terminals of Q8 and Q12 are driven increasingly positive with respect to ground, current flow through Q12 (from the negative supply) to the load is increased and current flow through $\mathbf{Q 8}$ (from the positive supply) decreases correspondingly. When the gate terminals of O8 and Q12 are driven increasingly negative with respect to ground, current flow through Q 8 is increased and current flow through Q12 is decreased accordingly.
Single-supply operation: Initially, let it be assumed that the value of $R_{L}$ is very high (or disconnected), and that the input-terminal bias (Terms. 2 and 3 ) is such that the output terminal (No. 6) voltage is at $\mathrm{V}^{+} / 2$, i.e.,

## Linear Integrated Circuits

## CA3130, CA3130A, CA3130B



(b) SINGLE POWER-SUPPLY OPERATION
dUAL POWER-SUPPLY OPERATION
92Cs-24725
Fig. 14 - CA3130 output stage in dual and single power-supply operation.
the voltage-drops across 08 and Q 12 are of equal magnitude. Fig. 7 shows typical quiescent supply-current vs. supply-voltage for the CA3130 operated under these conditions. Since the output stage is operating as a Class A amplifier, the supply-current will remain constant under dynamic operating conditions as long as the transistors are operated in the linear portion of their voltage-transfer characteristics (see Fig. 6). If either Q8 or Q12 are swung out of their linear regions toward cut-off (a non-linear region), there will be a corresponding reduction in supply-current. In the extreme case, e.g., with Term. 8 swung down to ground potential (or tied to ground), NMOS transistor Q12 is completely cut off and the supply-current to series-connected transistors Q8, Q12 goes essentially to zero. The two preceding stages in the CA3130, however, continue to draw modest supply-current (see the lower curve in Fig. 7) even though the output stage is strobed off. Fig. 14a shows a dual-supply arrangement for the output stage that can also be strobed off, assuming $R_{L}=\infty$, by pulling the potential of Term. 8 down to that of Term. 4.
Let it now be assumed that a load-resistance of nominal value (e.g., 2 kilohms) is connected between Term. 6 and ground in the circuit of Fig.14b. Let it further be assumed again that the input-terminal bias (Terms. 2 and 3) is such that the output terminal (No. 6) voltage is a $V^{+} / 2$. Since PMOS transistor Q8 must now supply quiescent current to both $\mathrm{R}_{\mathrm{L}}$ and transistor Q 12 , it should be apparent that under these conditions the supply-current must increase as an inverse function of the $R_{L}$ magnitude. Fig. 9 shows the voltage-drop across PMOS transistor 08 as a function of toad current at several supplyvoltages. Fig. 6 shows the voltage-transfer characteristics of the output stage for several values of load resistance.

## Wideband Noise

From the standpoint of low-noise performance considerations, the use of the CA3130 is most advantageous in applications where in the source resistance of the input signal is
in the order of 1 megohm or more. In this case, the total input-referred noise voltage is typically only $23 \mu \mathrm{~V}$ when the test-circuit amplifier of Fig. 15 is operated at a total supply voltage of 15 volts. This value of total input-referred noise remains essentially constant, even though the value of source resistance is raised by an order of magnitude. This characteristic is due to the fact that reactance of the input capacitance becomes a significant factor in shunting the source resistance. It should be noted, however, that for values of source resistance very much greater than 1 megohm, the total noise voltage generated can be dominated by the thermal noise contributions of both the feedback and source resistors.

## TYPICAL APPLICATIONS

## Voltage Followers

Operational amplifiers with very high input resistances, like the CA3130, are particularly suited to service as voltage followers. Fig. 16 shows the circuit of a classical voltage follower, together with pertinent waveforms using the CA3130 in a split-supply config. uration.
A voltage follower, operated from a single supply, is shown in Fig. 17, together with related waveforms. This follower circuit is


Fig. 15 - Test-circuit amplifier (30-dB gain) used for wideband noise measurements.


Top Trace: Output Bottom Trace: Input
(a) Small-signal response ( $50 \mathrm{mV} / \mathrm{div}$. and 200 ns/div.)


Top Trace: Output signal ( $2 \mathrm{~V} / \mathrm{div}$.
92CS 24739 and $5 \mu \mathrm{~s} / \mathrm{div}$.)
Center Trace: Difference signal ( $5 \mathrm{mV} /$ div. and $5 \mu \mathrm{~s} / \mathrm{div}$.)
Bottom Trace: Input signal ( $2 \mathrm{~V} / \mathrm{div}$. and $5 \mu \mathrm{~s} / \mathrm{div}$.)
(b) Input-output difference signal showing settling time (Measurement made with Tektronix 7A13 differential amplifier)

Fig. 16 - Split-supply voltage follower with associated waveforms.
linear over a wide dynamic range, as illustrated by the reproduction of the output waveform in Fig. 17a, with input-signal ramping. The waveforms in Fig. 17b show that the follower does not lose its input-tooutput phase-sense, even though the input is


Top Trace: Output (5 V/div. and $200 \mu \mathrm{~s} / \mathrm{div}$.) Bottom Trace: Input ( $5 \mathrm{~V} / \mathrm{div}$. and $200 \mu \mathrm{~s} / \mathrm{div}$.)
(b) Output-waveform with ground-reference sine-wave input
Fig. 17 - Singie-supply voltage-follower with associated waveforms. (e.g., for use in singie-supply $D / A$ converter; see Fig. 9 in ICAN-GO8O).
being swung 7.5 volts below ground potential. This unique characteristic is an important attribute in both operational amplifier and comparator applications. Fig. 17b also shows the manner in which the $\mathrm{COS} / \mathrm{MOS}$ output stage permits the output signal to swing down to the negative supply-rail potential (i.e., ground in the case shown). The digital-toanalog converter (DAC) circuit, described in the following section, illustrates the practical use of the CA3130 in a single-supply voltagefollower application.

## CA3130, CA3130A, CA3130B

## 9-Bit COS/MOS DAC

A typical circuit of a 9-bit Digital-to-Analog Converter (DAC)* is shown in Fig. 18 This system combines the concepts of multipleswitch COS/MOS IC's, a low-cost ladder network of discrete metal-oxide-film resistors, a CA3130 op amp connected as a follower, and an inexpensive monolithic regulator in a simple single power-supply arrangement. An additional feature of the DAC is that it is readily interfaced with COS/MOS input logic, e.g., 10 -volt logic levels are used in the circuit of Fig. 18.
of one per cent tolerance metal-oxide film resistors. The five arms requiring the highest accuracy are assembled with series and parallel combinations of 806,000 ohm resistors from the same manufacturing lot.
A single 15 -volt supply provides a positive bus for the CA3130 follower amplifier and feeds the CA3085 voltage regulator. A "scale-adjust" function is provided by the regulator output control, set to a nominal 10 -volt level in this system. The line-voltage regulation (approximately $0.2 \%$ ) permits a 9 -bit accuracy to be maintained with varia-


Fig. 18 - 9-bit DAC using COS/MOS digital switches and CA3130.

The circuit, uses an $R / 2 R$ voltage-ladder network, with the output potential obtained directly by terminating the ladder arms at either the positive or the negative powersupply terminal. Each CD4007A contains three "inverters", each "inverter" functioning as a single-pole double-throw switch to terminate an arm of the R/2R network at either the positive or negative power-supply terminal. The resistor ladder is an assembly

[^8]tions of several volts in the supply. The flexibility afforded by the COS/MOS building blocks simplifies the design of DAC systems tailored to particular needs.

## Single-Supply, Absolute-Value, Ideal FullWave Rectifier

The absolute-value circuit using the CA3130 is shown in Fig. 19. During positive excur sions, the input signal is fed through the feedback network directly to the output. Simultaneously, the positive excursion of the input signal also drives the output terminal (No. 6) of the inverting amplifier in a

## CA3130, CA3130A, CA3130B

negative-going excursion such that the 1 N914 diode effectively disconnects the amplifier from the signal path. During a negative-going excursion of the input signal, the CA3130 functions as a normal inverting amplifier with a gain equal to - R2/R1. When the equality of the two equations shown in Fig. 19 is satisfied, the full-wave output is symmetrical.

Error-Amplifier in Regulated-Power Supplies
The CA3130 is an ideal choice for erroramplifier service in regulated power supplies since it can function as an error-amplifier when the regulated output voltage is required to approach zero. Fig. 21 shows the schematic diagram of a $40-\mathrm{mA}$ power supply capable of providing regulated output volt-


Fig. 19 - Single-supply, absolute-value, ideal full-wave rectifier with associated waveforms.

## Peak Detectors

Peak-detector circuits are easily implemented with the CA3130, as illustrated in Fig. 20 for both the peak-positive and the peaknegative circuit. It should be noted that with large-signal inputs, the bandwidth of the peak-negative circuit is much less than that of the peak-positive circuit. The second stage of the CA3130 limits the bandwidth in this case. Negative-going output-signal excursion requires a positive-going signal excursion at the collector of transistor Q11, which is loaded by the intrinsic capacitance of the associated circuitry in this mode. On the other hand, during a negative-going signal excursion at the collector of Q11, the transistor functions in an active "pull-down" mode so that the intrinsic capacitance can be discharged more expeditiously.

(a) peak positive detector circuit
age by continuous adjustment over the range from 0 to 13 volts. Q 3 and $\mathrm{Q4}$ in IC2 (a CA3086 transistor-array IC:) function as zeners to provide supply-voltage for the CA3130 comparator (IC1). Q1, Q2, and Q5 in IC2 are configured as a low impedance, temperature-compensated scurce of adjustable reference voltage for the error amplifier. Transistors Q1, Q2, Q3, and Q4 in IC3 (another CA3086 transistor-array IC) are connected in parallel as the series-pass element. Transistor 05 in IC3 functions as a current-limiting device by diverting base drive from the series-pass transistors, in accordance with the adjustment of resistor R2.
Fig. 22 contains the schematic diagram of a regulated power-supply capable of providing regulated output voltage by continuous ad-

(b) peak negative oe tector circuit

Fig. 20 - Peak-detector circuits.

## CA3130, CA3130A, CA3130B


$92 \mathrm{CM}-24732$
Fig. 21 - Voltage regulator circuit ( 0 to 13 V at 40 ma ).


Fig. 22 - Voltage regulator circuit ( 0.1 to 50 V at 1 A).
justment over the range from 0.1 to 50 volts and currents up to 1 ampere. The error amplifier (IC1) and circuitry associated with IC2 function as previously described, although the output of IC1 is boosted by a discrete transistor (Q4) to provide adequate base drive for the Darlington-connected seriespass transistors Q1, Q2. Transistor Q3 functions in the previously described currentlimiting circuit.

## Multivibrators

The exceptionally high input resistance presented by the CA3130 is an attractive feature for multivibrator circuit design because it permits the use of timing circuits with high R/C ratios. The circuit diagram of a pulse generator (astable multivibrator), with provisions for independent control of the "on" and "off" periods, is shown in Fig. 23. Resistors R1 and R2 are used to bias the CA3130 to the mid-point of the supply-voltage and R3 is the feedback resistor. The pulse repetition rate is selected by positioning S1 to the desired position and the rate remains essentially constant when the resistors which determine "on-period" and "off-period" are adjusted.

## Function Generator

Fig. 24 contains a schematic diagram of a function generator using the CA3130 in the integrator and threshold detector functions. This circuit generates a triangular or square-
wave output that can be swept over a $1,000,000: 1$ range ( 0.1 Hz to 100 kHz ) by means of a single control, R1. A voltagecontrol input is also available for remote sweep-control.

The heart of the frequency-determining system is an oper ational-transconductance-amplifier (OTA) ${ }^{*}$, IC1, operated as a voltage-controlled current-source. The output, ${ }^{\prime} \mathrm{O}$, is a current applied directly to the integrating capacitor, C1, in the feedback loop of the integrator IC2, using a CA3130, to provide the triangular-wave output. Potentiometer R2 is used to adjust the circuit for slope symmetry of positive-going and negativegoing signal excursions.
Another CA3130, IC3, is used as a controlled switch to set the excursion limits of the triangular output from the integrator circuit. Capacitor C2 is a "peaking adjustment" to optimize the high-frequency square-wave performance of the circuit.
Potentiometer R3 is adjustable to perfect the "amplitude symmetry" of the square-wave output signals. Output from the threshold detector is fed back via resistor R4 to the input of IC1 so as to toggle the current source from plus to minus in generating the linear triangular wave.

[^9]

Fig. 23 - Pulse generator (astable multivibrator) with provisions for independent control of "ON" and "OFF" periods.

## Linear Integrated Circuits

## CA3130, CA3130A, CA3130B



Fig. 24 - Function generator (frequency can be varied 1,000,000/1 with a single control).

## Operation with Output-Stage Power-Booster

The current-sourcing and -sinking capability of the CA3130 output stage is easily supplemented to provide power-boost capability. In the circuit of Fig. 25, three COS/MOS transistor-pairs in a single CA3600E* IC array are shown parallel connected with the output stage in the CA3130. In the Class A mode of CA3600E shown, a typical device consumes 20 mA of supply current at $15 \cdot \mathrm{~V}$ operation.

This arrangement boosts the current-handling capability of the CA3130 output stage by about 2.5X.
The amplifier circuit in .Fig. 25 employs feedback to establish a closed-loop gain of 48 dB . The typical large-signal bandwidth $(-3 \mathrm{~dB})$ is 50 kHz .
*See File No. 619 for technical information.


Fig. 25 - COS/MOS transistor array (CA3600E)
connected as power-booster in the output stage of the CA3130.

## Operational Amplifiers

## CA3130, CA3130A, CA3130B



92cs-33311

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as in dicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$.

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 570 in . stead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually $7 \mathrm{mi} / \mathrm{s}$ $(0.17 \mathrm{~mm})$ larger in both dimensions.

## Linear Integrated Circuits

CA3140, CA3140A, CA3140B Types


# BiMOS Operational Amplifiers 

With MOS/FET Input/Bipolar Output

## FEATURES:

- MOS/FET Input Stage
(a) Very high input impedance $\left(Z_{I N}\right)-1.5 T \Omega$ typ.
(b) Very low input current (II) - 10 pA typ. at $\pm 15 \mathrm{~V}$
(c) Low input-offset voltage ( $V_{I O}$ ) - to 2 mV max.
(d) Wide common-mode input-voltage range ( $V_{I C R}$ )can be swung 0.5 volt below negative supply-voltage rail
(e) Output swing complements input common-mode range
(f) Rugged input stage - bipolar diode protected

The CA3140B, CA3140A, and CA3140 are integrated-circuit operational amplifiers that combine the advantages of highvoltage PMOS transistors with high-voltage bipolar transistors on a single monolithic chip. Because of this unique combination of technologies, this device can now provide designers, for the first time, with the special performance features of the CA3130 COS/MOS operational amplifiers and the versatility of the 741 series of industrystandard operational amplifiers.
The CA3140, CA3140A, and CA3140 BiMOS operational amplifiers feature gate-protected MOS/FET (PMOS) transistors in the input circuit to provide very-high-input impedance, very-low-input current, and high-speed performance. The CA3140B operates at supply voltages from 4 to 44 volts; the CA3140A and CA3140 from 4 to 36 volts (either single or dual supply). These operational amplifiers are internally phase-compensated to achieve stable operation in unity-gain follower operation, and, additionally, have access terminals for a supplementary external capacitor if additional frequency roll-off is desired. Terminals are also provided for use in applications requiring input offset-voltage nulling. The use of PMOS field-effect transistors in the input stage results in commonmode input-voltage capability down to 0.5 volt below the negative-supply terminal, an important attribute for singlesupply applications. The output stage uses bipolar transistors and includes built-in protection against damage from load-terminal short-circuiting to either supply-rail or to ground.

The CA3140 Series has the same 8-lead terminal pin-out used for the " 741 " and other industry-standard operational amplifiers. They are supplied in either the standard 8 -lead TO-5 style package (T suffix), or in the 8-lead dual-in-line formed-lead TO-5 style package "DIL-CAN" (S suffix). The CA3140 is available in chip form (H suffix). The CA3140A and CA3140 are also available in an 8 -lead dual-in-line

- Directly replaces industry type 741 in most applications
- Includes numerous industry operational amplifier categories such as general-purpose, FET input, wideband (high slew rate)
- Operation from 4-to-44 volts Single or Dual supplies
- Internally compensated
- Characterized for $\pm 15$-volt operation and for TTL supply systems with operation down to 4 volts
- Wide bandwidth - 4.5 MHz unity gain at $\pm 15 \mathrm{~V}$ or $30 \mathrm{~V} ; 3.7 \mathrm{MHz}$ at 5 V
- High voltage-follower slew rate - $9 \mathrm{~V} / \mu \mathrm{s}$
- Fast setting time $-1.4 \mu \mathrm{~s}$ typ. to 10 mV with a $10-\mathrm{V}_{\mathrm{p}-\mathrm{p}}$ signal
- Output swings to within 0.2 volt of negative supply
- Strobable output stage


## APPLICATIONS:

- Ground-referenced single-supply amplifiers in automobile and portable instrumentation
- Sample and hold amplifiers
- Long-duration timers/multivibrators (microseconds-minutes-hours)
- Photocurrent instrumentation
- Peak detectors ■ Active filters
- Comparators
- Interface in 5 V TTL systems \& other low-supply voltage systems
- All standard operational amplifier applications
- Function generators $\quad$ Jone controls
- Power supplies ■ Portable instruments
- Intrusion alarm systems
plastic package (Mini-DIP-E suffix). The CA3140B is intended for operation at supply voltages ranging from 4 to 44 volts, for applications requiring premium-grade specifications. The CA3140A and CA3140
are for operation at supply voltages up to 36 volts ( $\pm 18$ volts). All types can be operated safely over the temperature range from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

TYPICAL ELECTRICAL CHARACTERISTICS


## Linear Integrated Circuits

## CA3140, CA3140A, CA3140B Types

## ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN

At $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=\mathbf{1 5} \mathrm{V}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Unless Otherwise Specified



## CA3140, CA3140A, CA3140B Types

MAXIMUM RATINGS, Absolute-Maximum Values:


TYPICAL ELECTRICAL CHARACTERISTICS FOR DESIGN GUIDANCE
At $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$

| CHARACTERISTIC |  | $\begin{aligned} & \text { CA3140B } \\ & (\mathrm{T}, \mathrm{~S}) \end{aligned}$ | $\begin{aligned} & \text { CA3140A } \\ & (T, S, E) \end{aligned}$ | $\begin{aligned} & \text { CA3140 } \\ & (T, S, E) \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\left\|V_{10}\right\|$ | 0.8 | 2 | 5 | mV |
| Input Offset Current | \|lio| | 0.1 | 0.1 | 0.1 | pA |
| Input Current | 1 | 2 | 2 | 2 | pA |
| Input Resistance |  | 1 | 1 | 1 | T $\Omega$ |
| Large-Signal Voltage Gain (See Figs.4, 18) | $\mathrm{A}_{\mathrm{OL}}$ | 100 k | 100 k | 100 k | V/V |
|  |  | 100 | 100 | 100 | dB |
| Common-Mode Rejection Ratio, | CMRR | 20 | 32 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  | 94 | 90 | 90 | dB |
| Common-Mode Input-Voltage Range (See Fig.20) | e VICR | -0.5 | -0.5 | -0.5 | v |
|  |  | 2.6 | 2.6 | 2.6 |  |
| Power-Supply Rejection Ratio $\triangle$ | $\Delta v_{10} / \Delta v^{+}$ | 32 | 100 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  | 90 | 80 | 80 | dB |
| Maximum Output Voltage (See Figs. 13,20) | $\mathrm{V}_{\text {OM }}{ }^{+}$ | 3 | 3 | 3 | V |
|  | $\mathrm{V}_{\mathrm{OM}^{-}}$ | 0.13 | 0.13 | 0.13 |  |
| Maximum Output Current: |  |  |  |  | mA |
| Source | $\mathrm{IOM}^{+}$ | 10 | 10 | 10 |  |
| Sink | ${ }^{\text {IOM }}{ }^{-}$ | 1 | 1 | 1 |  |
| Slew Rate (See Fig.6) |  | 7 | 7 | 7 | $\mathrm{V} / \mathrm{\mu s}$ |
| Gain-Bandwidth Product (See Fig.5) | 5) fT | 3.7 | 3.7 | 3.7 | MHz |
| Supply Current (See Fig.7) | $1^{+}$ | 1.6 | 1.6 | 1.6 | mA |
| Device Dissipation | $\mathrm{P}_{\mathrm{D}}$ | 8 | 8 | 8 | mW |
| Sink Current from Term. 8 to Term. 4 to Swing Output Low |  | 200 | 200 | 200 | $\mu \mathrm{A}$ |

## Linear Integrated Circuits

## CA3140, CA3140A, CA3140B Types



Fig. 2 - Block diagram of CA3140 series.

all resistance values are in ohms
2CM-27787

Fig. 3 - Schematic diagram of CA3140 series.

## CIRCUIT DESCRIPTION

Fig. 2 is a block diagram of the CA3140 Series PMOS Operational Amplifiers. The input terminals may be operated down to 0.5 V below the negative supply rail. Two class A amplifier stages provide the voltage gain, and a unique class $A B$ amplifier stage provides the current gain necessary to drive low-impedance loads.
A biasing circuit provides control of cascoded constant-current flow circuits in the first and second stages. The CA3140 includes an on-
chip phase-compensating capacitor that is sufficient for the unity gain voltage-follower configuration.
Input Stages - The schematic circuit diagram of the CA3140 is shown in Fig.3. It consists of a differential-input stage using PMOS field-effect transistors (O9, Q10) working into a mirror pair: of bipolar transistors (Q11, Q12) functioning as load resistors together with resistors R2 through R5. The mirrorpair transistors also function as a differen-

## CA3140, CA3140A, CA3140B Types

tial-to-single-ended converter to provide basecurrent drive to the second-stage bipolar transistor (Q13). Offset nulling, when desired, can be effected with a $10-k \Omega$ potentiometer connected across terminals 1 and 5 and with its slider arm connected to terminal 4. Cascode-connected bipolar transistors Q2, Q5 are the constant-current source for the input stage. The base-biasing circuit for the constant-current source is described subsequently. The small diodes D3, D4, D5 provide gate-oxide protection against high-voltage transients, e.g., static electricity.
Second Stage - Most of the voltage gain in the CA3140 is provided by the second amplifier stage, consisting of bipolar transistor Q13 and its cascode-connected load resistance provided by pipolar transistors Q3, Q4. On-chip phase compensation, sufficient for a majority of the applications is provided by C1. Additional Miller-Effect compensation (roll-off) can be accomplished, when desired, by simply connecting a small capacitor between terminals 1 and 8 . Terminal 8 is also used to strobe the output stage into quiescence. When terminal 8 is tied to the negative supply rail (terminal 4) by mechanical or electrical means, the output terminal 6 swings low, i.e., approximately to terminal 4 potential.
Output Stage - The CA3140 Series circuits employ a broadband output stage that can sink loads to the negative supply to complement the capability of the PMOS input stage when operating near the negative rail. Quiescent current in the emitter-follower cascade circuit ( $\mathrm{Q} 17, \mathrm{Q} 18$ ) is established by transistors (Q14, Q15) whose base-currents are "mirrored" to current flowing through diode D2 in the bias circuit section. When the CA3140 is operating such that output terminal 6 is sourcing current, transistor Q18 functions as an emitter-follower to source current from the $\mathrm{V}+$ bus (terminal 7), via D7, R9, and R11. Under these conditions, the collector potential of Q13 is sufficiently high to permit the necessary flow of base current to emitter follower Q17 which, in turn, drives Q18.
When the CA3140 is operating such that output terminal 6 is sinking current to the V - bus, transistor Q 16 is the current-sinking
element. Transistor Q16 is mirror-connected to D6, R7, with current fed by way of Q21, R12, and Q20. Transistor Q:20, in turn, is biased by current-flow through R13, zener D8, and R14. The dynamic current-sink is controlled by voltage-level sensing. For purposes of explanation, it is assumed that output terminal 6 is quiescently established at the potential mid-point between the $\mathrm{V}+$ and $V$-supply rails. When output-current sinking-mode operation is required, the collector potential of transistor Q13 is driven below its quiescent level, thereby causing Q17, Q18 to decrease the output voltage at terminal 6. Thus, the gate terminal of PMOS transistor Q 21 is displaced toward the V -bus, thereby reducing the channel resistance of Q21. As a consequence, there is an incremental increase in current flow through Q20, R12, Q21, D6; R7, and the base of Q16. As a result, 016 sinks current from terminal 6 in direct response to the incre mental change in output voltage caused b) Q18. This sink current flows regardless of load; any excess current is internally supplied by the emitter-follower Q18. Short-circuit protection of the output circuit is provided by Q 19 , which is driven into conduction by the high voltage drop developed across R11 under output short-circuit conditions. Under these conditions, the collector of Q 19 di verts current from Q 4 so as to reduce the base-current drive from Q17, thereby limiting current flow in 018 to the short-circuited load terminal.
Bias Circuit - Quiescent current in all stages (except the dynamic current sink) of the CA3140 is dependent upon bias current flow in R1. The function of the bias circuit is to establish and maintain constantcurrent flow through D1, Q6, Q8 and D2. D1 is a diode-connected transistor mirrorconnected in parallel with the base-emitter junctions of Q1, Q2, and Q3. D1 may be considered as a current-sampling diode that senses the emitter current of Q6 and automatically adjusts the base current of Q6 (via Q1) to maintain a constant current through Q6, Q8, D2. The base-currents in Q2, Q3 are also determined by constantcurrent flow D1. Furthermore, current in diode-connected transistor D2 establishes the currents in transistors Q14 and Q15.

## Linear Integrated Circuits

## CA3140, CA3140A, CA3140B Types



Fig. 6 - Slew rate vs supply voltage andtemperature.


Fig. 8 - Maximum output voltage swing vs frequency.


Fig. 10 - Equivalent input noise voltage vs frequency.


Fig. 5 - Gain-bandwidth product vs supply voltage and temperature


Fig. 7 - Quiescent supply current vs supply voltage and temperature


Fig. 9 - Common-mode rejection ratio vs frequency.


Fig. 11 - Power supply rejection ratio vs frequency.

## CA3140, CA3140A, CA3140B Types

## APPLICATIONS CONSIDERATIONS

Wide dynamic range of input and output characteristics with the most desirable high input-impedance characteristic is achieved in the CA3140 by the use of an unique design based upon the PMOS-Bipolar process. Input-common-mode voltage range and outputswing capabilities are complementary, allowing operation with the single supply down to four volts.
The wide dynamic range of these parameters also means that this device is suitable for many single-supply applications, such as, for example, where one input is driven below the potential of terminal 4 and the phase sense of the output signal must be maintained - a most important consideration in comparator applications.

## OUTPUT CIRCUIT CONSIDERATIONS

Excellent interfacing with TTL circuitry is easily achieved with a single 6.2 -volt zener diode connected to terminal 8 as shown in Fig.12. This connection assures that the maximum output signal swing will not go more positive than the zener voltage minus two base-to-emitter voltage drops within the CA3140. These voltages are independent of the operating supply voltage.


Fig. 12 - Zener clamping diode connected to terminals 8 and 4 to limit CA3140 output swing to TTL levels.

Fig. 13 shows output current-sinking capabilities of the CA3140 at various supply voltages. Output voltage swing to the negative supply rail permits this device to oper-


Fig. 13 - Voltage across output transistors Q15 and Q16 vs load current.
ate both power transistors and thyristors directly without the need for level-shifting circuitry usually associated with the 741 series of operational amplifiers.
Fig. 16 show some typical configurations. Note that a series resistor, $\mathrm{F}_{\mathrm{L}}$, is used in both cases to limit the drive available to the driven device. Moreover, it is recommended that a series diode and shunt diode be used at the thyristor input to prevent large negative transient surges that can appear at the gate of thyristors, from damaging the integrated circuit.


Fig. 14 - Typical incremental offset-voltage shift vs operating life.

## OFFSET-VOLTAGE NULLING

The input-offset voltage can be nulled by connecting a $10-\mathrm{k} \Omega$ poteritiometer between terminals 1 and 5 and returning its wiper arm to terminal 4, see Fig.15a. This technique, however, gives more adjustment range than required and therefore, a considerable portion of the potentiometer rotation is not fully utilized. Typical values of series resistors that may be placed at either end of the potentiometer, see Fig.15b, to optimize its utilization range are given in the table "Typical Electrical Characteristics" shown in this bulletin.
An alternate system is shown in Fig.15c. This circuit uses only one additional resistor of approximately the value shown in the table. For potentiometers, in which the resistance does not drop to zero ohms at either end of rotation, a value of resistance $10 \%$ lower than the values shown in the table should be used.

## LOW-VOLTAGE OPERATION

Operation at total supply voltages as low as 4 volts is possible with the CA3140. A current regulator based upon the PMOS threshold voltage maintains reasonable constant operating current and hence consistent performance down to these lower voltages.

The low-voltage limitation occurs when the upper extreme of the input common-mode voltage range extends down to the voltage at terminal 4. This limit is reached at a total

## CA3140, CA3140A, CA3140B Types



- BASIC

b IMPROVED

c. SIMPLER IMPROVEO RESOLUTION

Fig. 15 - Three offset-voltage nulling methods.
supply voltage just below 4 volts. The output voltage range also begins to extend down to the negative supply rail, but is slightly higher than that of the input. Fig. 20 shows these characteristics and shows that with 2 -volt dual supplies, the lower extreme of the input common-mode voltage range is below ground potential.


Fig. 16 - Methods of utilizing the $V_{C E}($ sat $)$ sinkingcurrent capability of the CA3140 series.

## BANDWIDTH AND SLEW RATE

For those cases where bandwidth reduction is desired, for example, broadband noise reduction, an external capacitor connected between terminals 1 and 8 can reduce the openloop -3 dB bandwidth. The slew rate will, however, also be proportionally reduced by using this additional capacitor. Thus, a 20\% reduction in bandwidth by this technique will also reduce the slew rate by about $20 \%$.
Fig. 17 shows the typical settling time required to reach 1 mV or 10 mV of the final value for various levels of large signal inputs for the voltage-follower and inverting unity-gain amplifiers. The exceptionally fast setting time characteristics are largely due to the high combination of high gain and wide bandwidth of the CA3140; as shown in Fig. 18.


1
92cs-27916


Fig. 17 - Input voltage vs settling time.

## INPUT CIRCUIT CONSIDERATIONS

As mentioned previously, the amplifier inputs can be driven below the terminal 4 potential, but a series current-limiting re-


Fig. 18 - Open-loop voltage gain and phase lag vs frequency.
sistor is recommended to limit the maximum input terminal current to less than 1 mA to prevent damage to the input protection circuitry.
Moreover, some current-limiting resistance should be provided between the inverting input and the output when the CA3140 is used as a unity-gain voltage follower. This resistance prevents the possibility of extremely large input-signal transients from forcing a signal through the input-protection network and directly driving the internal constant-current source which could result in positive feedback via the output terminal. A $3.9-\mathrm{k} \Omega$ resistor is sufficient.
The typical input current is in the order of 10 pA when the inputs are centered at nominal device dissipation. As the output supplies load current, device dissipation will increase, raising the chip temperature and resulting in increased input current. Fig. 19 shows typical input-terminal current versus ambient temperature for the CA 3140 .
It is well known that MOS/FET devices can exhibit slight changes in characteristics (for example, small changes in input offset voltage) due to the application of large differential input voltages that are sustained over long periods at elevated temperatures.
Both applied voltage and temperature accelerate these changes. The process is reversible and offset voltage shifts of the opposite polarity reverse the offset. Fig. 14 shows the typical offset voltage change as a function of various stress voltages at the maximum rating of $125^{\circ} \mathrm{C}$ (for TO-5); at lower temperatures (TO-5 and plastic), for example, at $85^{\circ} \mathrm{C}$, this change in voltage is considerably less. In typical linear applications, where the differential voltage is small and symmetircal, these incremental changes are of about the same magnitude as those encountered in an operational amplifier employing a bipolar a transistor input stage.

## SUPER SWEEP FUNCTION GENERATOR

A function generator having a wide tuning range is shown in Fig.21. The $1,000,000 / 1$


Fig. 19 - Input current vs ambient temperature.


Fig. 20 - Output-voltage-swing capability and common-mode input-voltage range vs supply voltage and temperature.
adjustment range is accomplished by a single variable potentiometer or by an auxiliary sweeping signal. The CA3140 functions as a non-inverting read-out amplifier of the triangular signal developed across the integrating capacitor network connected to the output of the CA3080A current source.
Buffered triangular output signals are then applied to a second CA3080 functioning as a high-speed hysteresis switch. Output from the switch is returned directly back to the

## Linear Integrated Circuits

## CA3140, CA3140A, CA3140B Types

input of the CA3080A current source, there by, completing the positive feedback loop.
The triangular output level is determined by the four 1N914 level-limiting diodes of the second CA3080 and the resistor-divider network connected to terminal No. 2 (input) of the CA3080. These diodes establish the input trip level to this switching stage and, therefore, indirectly determine the amplitude of the output triangle.
Compensation for propagation delays around the entire loop is provided by one adjust-
ment on the input of the CA3080. This adjustment, which provides for a constant generator amplitude output, is most easily made while the generator is sweeping. Highfrequency ramp linearity is adjusted by the single 7 -to- 60 pF capacitor in the output of the CA3080A.
It must be emphasized that only the CA3080A is characterized for maximum output linearity in the current-generator function.

(b2) Function generator with fixed frequencies
Fig. 21 - Function generator.


Fig. 22 - Meter driver and buffer amplifier.

## METER DRIVER AND BUFFER AMPLIFIER

Fig. 22 shows the CA3140 connected as a meter driver and buffer amplifier. Low driving impedance is required of the CA3080A current source to assure smooth operation of the Frequency Adjustment Control. This low-driving impedance requirement is easily met by using a CA 3140 connected as a voltage follower. Moreover, a meter may be placed across the input to the CA3080A to give a logarithmic analog indication of the function generators frequency.
Analog frequency readout is readily accomplished by the means described above because the output current of the CA3080A varies approximately one decade for each $60 \cdot \mathrm{mV}$ change in the applied voltage, $\mathrm{V}_{\mathrm{ABC}}$ (voltage between terminals 5 and 4 of the CA3080A of the function generator). Therefore, six decades represent $360-\mathrm{mV}$ change in $V_{A B C}$.
Now, only the reference voltage must be established to set the lower limit on the meter. The three remaining transistors from the CA3086 Array used in the sweep generator are used for this reference voltage. In addition, this reference generator arrangement tends to track ambient temperature variations, and thus compensates for the effects of the normal negative temperature coefficient of the CA3080A VABC terminal voltage.
Another output voltage from the reference generator is used to insure temperature tracking of the lower end of the Frequency Adjustment Potentiometer. A large series resistance simulates a current source, assuring similar temperature coefficients at both ends of the Frequency Adjustment Control.

To calibrate this circuit, set the Frequency Adjustment Potentiometer at its low end. Then adjust the Minimum Frequency Calibration Control for the lowest frequency. To establish the upper frequency limit, set the Frequency Adjustment Potentiometer to its upper end and then adjust the Maximum Frequency Calibration Control for the maximum frequency. Because there is interaction among these controls, repetition of the adjustment procedure may be necesary.
Two adjustments are used for the meter. The meter sensitivity control sets the meterscale width of each decade, while the meter position control adjusts the pointer on the scale with negligible effect on the sensitivity adjustment. Thus, the meter sensitivity adjustment control calibrates the meter so that it deflects $1 / 6$ of full scale for each decade change in frequency.

## SINE-WAVE SHAPER

The circuit shown in Fig. 23 uses a CA3140 as a voltage follower in combination with diodes from the CA3019 Array to convert the triangular signal from the function generator to a sine-wave output signal having typically less than $2 \%$ THD. The basic zerocrossing slope is established by the $10-\mathrm{k} \Omega$ potentiometer connected between terminals 2 and 6 of the CA3140 and the $9.1-\mathrm{k} \Omega$ resistor and $10-\mathrm{k} \Omega$ potentiometer from terminal 2 to ground. Two break points are established by diodes $\mathrm{D}_{1}$ through $\mathrm{D}_{4}$. Positive feedback via $D_{5}$ and $D_{6}$ establishes the zero slope at the maximum and minimum levels of the sine wave. This technique is necessary because the voltage-follower configuration approaches unity gain rather than the zero gain required to shape the sine wave at the two extremes.

## Linear Integrated Circuits

## CA3140, CA3140A, CA3140B Types

This circuit can be adjusted most easily with a distortion analyzer, but a good first approximation can be made by comparing the output signal with that of a sine-wave generator. The initial slope is adjusted with the potentiometer $\mathrm{R}_{1}$, followed by an adjustment of $R_{2}$. The final slope is established by ad justing $R_{3}$, thereby adding additional seg ments that are contributed by these diodes Because there is some interaction among these controls, repetition of the adjustment procedure may be necessarv

## SWEEPING GENERATOR

Fig. 24 shows a sweeping generator. Three CA3140's are used in this circuit. One CA3140 is used as an integrator, a second device is used as a hysteresis switch that determines the starting and stopping points of the sweep. A third CA3140 is used as a logarithmic shaping network for the log function. Rates and slopes, as well as sawtooth, triangle, and logarithmic sweeps are generated by this circuit


Fig. 23 - Sine-wave shaper.


Fig. 24 - Sweeping generator


Fig. 25 - Wideband output amplifier.

## WIDEBAND OUTPUT AMPLIFIER

Fig. 25 shows a high-slew-rate, wideband amplifier suitable for use as a 50 -ohm trans-mission-line driver. This circuit, when used in conjunction with the function generator and sine-wave shaper circuits shown in Figs. 21 and 23 provides 18 volts peak-to-peak output open-circuited, or 9 volts peak-to-peak output when terminated in 50 ohms. The slew rate required of this amplifier is 28 volts $/ \mu \mathrm{s}$. $(18$ volts peak-to-peak $\times \pi \times 0.5$ MHz ).

## POWER SUPPLIES

High input-impedance, common-mode capability down to the negative supply and high output-drive current capability are key factors in the design of wide-range output-voltage supplies that use a single input voltage to provide a regulated output voltage that can be adjusted from essentially 0 to 24 volts. Unlike many regulator systems using comparators having a bipolar transistor-input stage, a high-impedance reference-voltage divider from a single supply can be used in connection with the CA3140 (see Fig. 26).


Fig. 26 - Basic single-supply voltage regulator showing voltage-fol/ower configuration.

Essentially, the regulators, shown in Figs. 27 and 28, are connected as non-inverting power operational amplifiers with a gain of 3.2. An 8 -volt reference input yields a maximum output voltage slightly greater than 25 volts. As a voltage follower, when the reference input goes to 0 volts the output will be 0 volts. Because the offset voltage is also multiplied by the 3.2 gain factor, a potentiometer is needed to null the offset voltage.
Series pass transistors with high ICBO levels will also prevent the output voltage from reaching zero because there is a finite voltage drop ( $V_{C E s a t}$ ) across the output of the CA3140 (see Fig.13). This saturation voltage level may indeed set the lowest voltage obtainable.


Fig. 27 - Regulated power supply.

## CA3140, CA3140A, CA3140B Types

The high impedance presented by terminal 8 is advantageous in effecting current limiting. Thus, only a small signal transistor is required for the current-limit sensing amplifier. Resistive decoupling is provided for this transistor to minimize damage to it or the CA3140 in the event of unusual input or output transients on the supply-rail.

Figs. 27 and 28, show circuits in which a D2201 high-speed diode is used for the current sensor. This diode was chosen for its slightly higher forward-voltage drop characteristic thus giving greater sensitivity. It must be emphasized that heat sinking of this diode is essential to minimize variation of the current trip point due to internal heating of the diode. That is, 1 ampere at 1 volt forward drop represents one watt which can result in significant regenerative changes in the current trip point as the diode temperature rises. Placing the small-signal reference amplifier in the proximity of the cur-rent-sensing diode also helps minimize the variability in the trip level due to the negative temperature coefficient of the diode. In spite of those limitations, the current limiting point can easily be adjusted over the range from 10 mA to 1 ampere with a single adjustment potentiometer. If the temperature stability of the current-limiting system is a serious consideration, the more usual current-sampling resistor-type of circuitry should be employed.
A power Darlington transistor (in a heat sink TO-3 case), is used as the series-pass element for the conventional current-limiting system, Fig. 27, because high-power Darlington dissipation will be encountered at low output voltage and high currents.

A small heat-sink VERSAWATT transistor is used as the series-pass element in the foldback current system, Fig.28, since dissipation levels will only approach 10 watts. In this system, the D2201 diode is used for current sampling. Foldback is provided by the $3 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ divider network connected to the base of the current-sensing transistor.
Both regulators, Figs. 27 and 28 , provide better than $0.02 \%$ load regulation. Because there is constant loop gain at all voltage settings, the regulation also remains constant. Line regulation is $0.1 \%$ per volt. Hum and noise voltage is less than $200 \mu \mathrm{~V}$ as read with a meter having a $10-\mathrm{MHz}$ bandwidth.
Fig. 31 (a) shows the turn ON and turn OFF characteristics of both regulators. The slow turn-on rise is due to the slow rate of rise of the reference voltage. Fig. 29 (b) shows the transient response of the regulator with the switching of a $20-\Omega$ load at 20 volts output.


Fig. 28 - Regulated power supply with
"foldback" current limitiring.

(a)

SUPPLY TURN-ON AND TURN-OFF
CHARACTERISTICS
( 5 VOLTS / DIV AND - 1 s/DIV.)

(b)
transient response
TOP TRACE : OUTPUT VOLTAGE
( 200 mV /OIV AND $5 \mu \mathrm{~s} / \mathrm{DIV}$ )
BOTTOM TRACE COLLECTOR OF LOAD
WITCHING TRANSISTOR
OAD $=1$ AMPERE
92CS-2788।
Fig. 29 - Waveforms of dynamic characteristics of power supply currents shown in Figs. 29 and 30.


20 dB FLAT POSITION GAIN
$\pm 15$ OB BASS AND TREBLE BOOST AND
CUT AT 100 Hz AND 10 kHz , RESPECTIVELY
25 VOLTS $p-p$ OUTPUT AT 20 kHz
-3 dB AT 24 kHz FROM kHz REFERE


Fig. 30 - Tone control circuit using CA3130 series (20-dB midband gain).


Fig. 31 - Baxandalf tone control circuit using CA3140 series.

## TONE CONTROL CIRCUITS

High-slew-rate, wide-bandwidth, high-output voltage capability and high input impedance are all characteristics required of tone-control amplifiers. Two tone control circuits that exploit these characteristics of the CA3140 are shown in Figs. 30 and 31.
The first circuit, shown in Fig. 31, is the Baxandall tone-control circuit which provides unity gain at midband and uses standard linear potentiometers. The high input impedance of the CA3140 makes possible the use of low-cost, low-value, small-size capacitors, as well as reduced load of the driving stage.

Bass treble boost and cut are $\pm 15 \mathrm{~dB}$ at 100 Hz and 10 kHz , respectively. Full peak-to-peak output is available up to at least 20 kHz due to the high slew rate of the CA3140. The amplifier gain is -3 iB down from its 'flat" position at 70 kHz .
Fig. 30 shows another tone-control circuit with similar boost and cut specifications. The wideband gain of this circuit is equal to the ultimate boost or cut plus one, which in this case is a gain of eleven. For $20-\mathrm{dB}$ boost and cut, the input loading of this circuit is essentially equal to the value of the resistance from terminal No. 3 to ground. A detailed analysis of this circuit is given in "An IC Operational Transconductance Amplifier (OTA) With Power Capability" by L, Kaplan and H. Wittlinger, IEEE Transactions on Broadcast and Television Receivers, Voll. BTR-18, No.3, August, 1972.

## WIEN BRIDGE OSCILLATOR

Another application of the CA3140 that makes excellent use of its high input-impedance, high-slew-rate, and high-voltage qualities is the Wien Bridge sine-wave oscillator. A basic Wien Bridge oscillator is shown in Fig. 32. When $R_{1}=R_{2}=R$ and $C_{1}=C_{2}=C$, the frequency equation reduces to the familiar $f=1 / 2 \pi R C$ and the gain required for oscillation, AOSC is equal to 3 . Note that if $\mathrm{C}_{2}$ is increased by a factor of four and $\mathbf{R}_{2}$ is reduced by a factor of four, the gain required for oscillation becomes 1.5 , thus per-

## Linear Integrated Circults

## CA3140, CA3140A, CA3140B Types

mitting a potentially higher operating frequency closer to the gain-bandwidth product of the CA3140
Oscillator stabilization takes on many forms. It must be precisely set, otherwise the amplitude will either diminish or reach some form of limiting with high levels of distortion. The element, $R_{s}$, is commonly replaced with some variable resistance element. Thus, through some control means, the value of $R_{S}$ is adjusted to maintain constant oscillator output. A FET channel resistance, a thermistor, a lamp bulb, or other device whose resistance is made to increase as the output amplitude is increased are a few of the elements often utilized.


Fig. 32 - Basic Wien bridge oscillator circuit using an operational amplifier.

Fig. 33 shows another means of stabilizing the oscillator with a zener diode shunting the feedback resistor ( $\mathrm{R}_{\mathrm{f}}$ of Fig. 32). As the output signal amplitude increases, the zener diode impedance decreases resulting in more feedback with consequent reduction in gain; thus stabilizing the amplitude of the output signal. Furthermore, this combination of a monolithic zener diode and bridge rectifier circuit tends to provide a zero temperature coefficient for this regulating system. Because this bridge rectifier system has no time constant, i.e., thermal time constant for the lamp bulb, and RC time constant for filters often used in detector networks, there is no lower frequency limit. For example, with $1-\mu \mathrm{F}$ polycarbonate capacitors and $22 \mathrm{M} \Omega$ for the frequency determining network, the operating frequency is 0.007 Hz .

As the frequency is increased, the output amplitude must be reduced to prevent the output signal from becoming slew-rate limited. An output frequency of 180 kHz will reach a slew rate of approximately 9 volts/ $\mu \mathrm{s}$ when its amplitude is 16 volts peak-topeak.


Fig. 33 - Wien bridge oscillator circuit using CA3140 series.

## SIMPLE SAMPLE-AND-HOLD SYSTEM

Fig. 34 shows a very simple sample-and-hold system using the CA3140 as the readout amplifier for the storage capacitor. The CA3080A serves as both input buffer amplifier and low feed-through transmission switch.* System offset nulling is accom-


Fig. 34 - Sample- and hold circuit.
plished with the CA3140 via its offset nulling terminals. A typical simulated load of $2 \mathrm{k} \Omega$ and 30 pF is shown in the schematic.

In this circuit, the storage compensation capacitance $\left(\mathrm{C}_{1}\right)$ is only 200 pF . Larger value capacitors provide longer "hold" periods but with slower slew rates. The slew rate $\frac{\mathrm{dv}}{\mathrm{dt}}=\frac{\mathrm{i}}{\mathrm{c}}=0.5 \mathrm{~mA} / 200 \mathrm{pF}=2.5 \mathrm{~V} / \mu \mathrm{s}$.

[^10]Pulse "droop" during the hold interval is $170 \mathrm{pA} / 200 \mathrm{pF}$ which is $=0.85 \mu \mathrm{~V} / \mu \mathrm{s}$; (i.e., $170 \mathrm{pA} / 200 \mathrm{pF}$ ). In this case, 170 pA represents the typical leakage current of the CA3080A when strobed off. If $C_{1}$ were increased to 2000 pF . the "hold-droop" rate will decrease to $0.085 \mu \mathrm{~V} / \mu \mathrm{s}$, but the slew rate would decrease to $0.25 \mathrm{~V} / \mu \mathrm{s}$. The parallel diode network connected between terminal


92CS-27883

( 5 v/DIV. ANO $2 \mu \mathrm{~s} / \mathrm{DIV}$.)
BOTTOM TRACE: INPUT SIGNAL
( $5 \mathrm{~V} / \mathrm{DIV}$ AND $2 \mu \mathrm{~s} / \mathrm{OIV}$ )
CENTER TRACE OIFFERENCE OF INPUT AND OUTPUT SIGNALS THROUGH TEKTRONIX AMPLIFIER TAI 3
( 5 mV /DIV AND $2 \mu \mathrm{~s} / \mathrm{DIV}$ )
92C5-27884


SAMPLING RESPONSE
TOP TRACE: SYSTEM OUTPUT
( 100 mV /DIV. AND $500 \mathrm{~ns} /$ DIV.)
BOTTOM TRACE : SAMPLING SIGNAL
( 20 V/DIV. ANO $500 \mathrm{~ns} / \mathrm{OIV}$.)
92C5-27885
Fig. 35 - Sample- and hold system dynamic characteristics waveforms.

3 of the CA3080A and terminal 6 of the CA3140 pievents large input-signal feedthrough across the input terminals of the CA3080A to the 200 pF storage capacitor when the CA3080A is strobed off. Fig. 35 shows dynamic characteristic waveforms of this sample-and-hold system.

## CURRENT AMPLIFIER

The low input-terminal current needed to drive the CA 3140 makes it ideal for use in current-amplifier applications such as the one shown in Fig. 36. ${ }^{\circ}$ In this circuit, low current is supplied at the input potential as the power supply to load resistor $R_{L}$. This load current is increased by the multiplication factor R2/R1, when the load current is monitored by the power supply meter M. Thus, if the load current is 100 nA , with values shown, the load current presented to the supply will be $100 \mu \mathrm{~A}$; a much easier current to measure in man'y systems.
Note that the input and output voltages are transferred at the same frotential and only the output current is rnultiplied by the scale factor.
The dotted components show a method of decoupling the circuit from the effects of high output-load capacitance and the potential oscillation in this situation. Essentially, the necessary high-frequency feedback is provided by the capacitcr with the dotted series resistor providing load decoupling.


Fig. 36 - Basic current amplifier for low-current measurement systems.

Fig. 37 shows a single-supply, absolute-value, ideal full-wave rectifier with associated waveforms. During positive excursions, the input signal is fed through the feedback network directly to the output. Simultaneously, the positive excursion of the input signal also drives the output terminal (No.6) of the inverting amplifier in a negative-going excursion such that the 1 N914 diode effectively disconnects the amplifier from the signal path. During a negative-going excursion of the input signal, the CA 3140 functions as a normal inverting amplifier with a gain equal to $-\mathrm{R} 2 / \mathrm{R} 1$. When the equality of the two equations shown in Fig. 37 is satisfied, the full-wave output is symmetrical.

[^11]
## Linear Integrated Circuits

## CA3140, CA3140A, CA3140B Types




92CS-27887R1

Fig. 37 - Single-supply, absolute-value, ideal full-wave rectifier with associated waveforms.


top trace output
( $50 \mathrm{mV} / \mathrm{DIV}$ ANL, $200 \mathrm{~ns} / \mathrm{DIV}$ )
BOTTOM TRACE : INPUT
( $50 \mathrm{mV} /$ DIV AND $200 \mathrm{~ns} /$ DIV)
(a) SMALL-SIGNAL RESPONSE
$(50 \mathrm{mv} / \mathrm{DIV} \text { ANO } 200 \mathrm{~ns} / \mathrm{DIV})^{92 \mathrm{Cs}-27879}$


TOP TRACE: OUTPUT SIGNAL
( 5 V/DIV. AND $5 \mu \mathrm{~s} / \mathrm{DIV}$.)
CENTER TRACE: DIFFERENCE SIGNAL
( 5 m V/DIV. AND $5 \mu \mathrm{~s} /$ DIV.)
BOTTOM TRACE : INPUT SIGNAL
( $5 \mathrm{~V} / \mathrm{DIV}$. AND $5 \mu \mathrm{~s} / \mathrm{DIV}$ )
(b) INPUT- OUTPUT DIFFERENCE SIGNAL

SHOWING SETTLING TIME (MEASUREMENT MADE WITH TEKTRONIX 7AI 3 DIFFERENTIAL AMPLIFIER)

Fig. 38 - Split-supply voltage-follower test circuit and associated waveforms.

## CA3140, CA3140A, CA3140B Types



Fig. 39 - Test circuit amplifier (30-dB gain) used for wideband noise measurement.


The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils 10.17 mm ) larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$.

## Linear Integrated Circuits

## CA3160, CA3160A, CA3160B Types



# BiMOS Operational Amplifiers 

With MOS/FET Input, COS/MOS Output

## FEATURES:

- Similar to CA3130 but has internal compensation
- MOS/FET input stage provides:
very high $Z_{I}=1.5 \mathrm{~T} \Omega\left(1.5 \times 10^{12} \Omega\right)$ typ.
very low $I_{l}=5 \mathrm{pA}$ typ. at $15-\mathrm{V}$ operation
2 pA typ. at 5-V operation
- Common-mode input-voltage range includes negative supply rail; input terminals can be swung 0.5 V below negative supply rail
- COS/MOS output stage permits signal swing to either (or both) supply rails

The RCA-CA3160T, CA3160S, CA3160E; CA3160AT, CA3160AS, CA3160AE; and CA3160BT, CA3160BS are integrated-circuit operational amplifiers that combine the advantages of both COS/MOS and bipolar transistors on a monolithic chip. The CA3160 series circuits are frequencycompensated versions of the popular CA3130 series.

Gate-protected p-channel MOS/FET (PMOS) transistors are used in the input circuit to provide very-high-input impedance, very-low-input current, and exceptional speed performance. The use of PMOS field-effect transistors in the input stage results in common-mode input-voltage capability down to 0.5 volt below the negative-supply terminal, an important attribute in single-supply applications.

A complementary-symmetry MOS (COS/MOS) transistorpair, capable of swinging the output voltage to within 10 millivolts of either supply-voltage terminal (at very high values of load impedance), is employed as the output circuit.

The CA3160 Series circuits operate at supply voltages ranging from 5 to 16 volts, or +2.5 to +8 volts when using split supplies, and have terminals for adjustment of offset voltage for applications requiring offset-null capability. Terminal provisions are also made to permit strobing of the output stage.

The CA3160 series is supplied in standard 8-lead TO-5 style packages ( $T$ suffix) and 8 -lead dual-in-line formed-lead TO-5 style "DIL-CAN" packages (S suffix). The CA3160 is available in chip form (H suffix).

- Low VIO: 2 mV max. (CA3160B)
- Wide BW: 4 MHz typ. (unity-gain crossover)
- High SR: $10 \mathrm{~V} / \mu \mathrm{s}$ typ. (unity-gain follower)
- High output current (IO): 20 mA typ.
- High $A_{O L}: 320,000$ (110 dB) typ.
- Internal phase compensation for unity gain (With terminal access for supplementary external phase compensation network if desired)


## APPLICATIONS:

- Ground-referenced single-supply amplifiers
- Fast sample-hold amplifiers
- Long-duration timers/monostables
- Ideal interface with digital COS/MOS
- High-input-impedance wideband amplifiers
- Voltage followers
(e.g., follower for single-supply D/A
converter)
- Wien-Bridge oscillators
- Voltage-controlled oscillators
- Photo-diode sensor amplifiers

The CA3160A and CA3160 are also available in the 8 -lead dual-in-line plastic package (Mini-DIP-E suffix). All types operate over the full military-temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The CA3160B is intended for applications requiring premium-grade specifications. The CA3160A offers superior input characteristics over those of the CA3160.

## CA3160, CA3160A, CA3160B Types

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}$ (Unless otherwise specified)

| CHARACTERISTIC | LIMITS |  |  |  |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3160B (T., S) |  |  | CA3160A (T, S, E) |  |  | CA3160 (T, S, E) |  |  |  |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage, $\left\|\mathrm{V}_{10}\right\|, \mathrm{V}^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 0.8 | 2 | - | 2 | 5 | - | 6 | 15 | mV |
| Input Offset Current, \|lol, $\mathrm{V}^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 0.5 | 10 | - | 0.5 | 20 | - | 0.5 | 30 | pA |
| $\begin{aligned} & \text { Input Current, } \mathrm{I}_{1} \\ & \mathrm{~V}^{ \pm}= \pm 7.5 \mathrm{~V} \end{aligned}$ | - | 5 | 20 | - | 5 | 30 | - | 5 | 50 | pA |
| Large-Signal Voitage | 100 k | 320 k | - | 50 k | 320 k | - | 50 k | 320 k | - | V/V |
| $\begin{gathered} \text { Gain, } A_{O L} \\ V_{\mathrm{O}}=10 \mathrm{~V}_{\mathrm{p} \cdot \mathrm{p}}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ \hline \end{gathered}$ | 100 | 110 | - | 94 | 110 | - | 94 | 110 | - | dB |
| Common-Mode Rejection Ratio, CMRR | 86 | 100 | - | 80 | 95 | - | 70 | 90 | - | dB |
| Common-Mode InputVoltage Range, VICR | 0 | $\begin{gathered} \hline-0.5 \\ \text { to } \\ 12 \\ \hline \end{gathered}$ | 10 | 0 | $\begin{array}{\|c} \hline-0.5 \\ \text { to } \\ 12 \\ \hline \end{array}$ | 10 | 0 | $\begin{gathered} \hline-0.5 \\ \text { to } \\ 12 \\ \hline \end{gathered}$ | 10 | V |
| Power-Supply Rejection Ratio, $\Delta V_{10} / \Delta V^{ \pm}$ $\mathrm{V}^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 32 | 100 | - | 32 | 150 | - | 32 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
| Maximum Output Voltage: <br> At R $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \frac{\mathrm{~V}_{\mathrm{OM}^{+}}}{\mathrm{V}_{\mathrm{OM}}^{-}}$ | 12 | $\begin{array}{r}13.3 \\ \hline 0.002\end{array}$ | 0.01 | 12 | 13.3 <br> 0.002 | 0.01 | 12 | $\underline{13.3}$ | - 0.01 |  |
| $\cdots{ }^{(1)}$ | - | 0.002 | 0.01 | - | 0.002 | 0.01 | - | 0.002 | 0.01 | V |
| At $\mathrm{R}_{\mathrm{L}}=\infty \quad \mathrm{V}_{\mathrm{OM}}{ }^{+}$ | 14.99 | 15 | - | 14.99 | 15 | - | 14.99 | 15 | 0.01 |  |
| At $\mathrm{R}_{\mathrm{L}}=\infty \quad \widehat{\mathrm{V}_{\mathrm{OM}}}$ | - | 0 | 0.01 | - | 0 | 0.01 | - | 0 | 0.01 |  |
| Maximum Output <br> Current: $\begin{aligned} & \mathrm{r}^{\prime} \mathrm{OM}^{+} \text {(Source) @ } \\ & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \\ & \hline \end{aligned}$ | 12 | 22 | 45 | 12 | 22 | 45 | 12 | 22 | 45 | mA |
| $\begin{aligned} & \mathrm{I}_{\mathrm{OM}}(\mathrm{~S} \text { Ink }) @ \\ & \mathrm{~V}_{\mathrm{O}}=15 \mathrm{~V} \end{aligned}$ | 12 | 20 | 45 | 12 | 20 | 45 | 12 | 20 | 45 |  |
| $\begin{aligned} & \text { Supply Current, } 1^{+}: \\ & \mathrm{V}_{\mathrm{O}}=7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty \end{aligned}$ | - | 10 | 15 | - | 10 | 15 | - | 10 | 15 | mA |
| $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ | - | 2 | 3 | - | 2 | 3 | - | 2 | 3 |  |
| Input Offset Voltage Temp. Drift, $\Delta V_{10} / \Delta T^{*}$ | - | 5 | - | - | 6 | - | - | 8 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |



CA3160 Series devices have an on-chip frequencycompensation network. Supplementary phasecompensation or frequency roll-off (if desired) can be connected externally between terminals 1 and 8.

Fig. 1 - Functional diagrams of the CA3160 Series.

## Linear Integrated Circuits

## CA3160, CA3160A, CA3160B Types

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

| CHARACTERISTIC | TEST CONDITIONS |  | $\begin{aligned} & \text { CA3160B } \\ & (T, S) \end{aligned}$ | CA3160A ( $\mathrm{T}, \mathrm{S}, \mathrm{E}$ ) | $\begin{aligned} & \text { CA3160 } \\ & (T, S, E) \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{V}^{+}=+7.5 \mathrm{~V} \\ \mathrm{~V}^{-}=-7.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ <br> (Unless Other- <br> wise Specified) |  |  |  |  |  |
| Input Offset Voltage Adjustment Range | $10 \mathrm{k} \Omega$ across Terms. 4 and 5 or 4 and 1 |  | $\pm 22$ | $\pm 22$ | $\pm 22$ | mV |
| Input Resistance, $\mathrm{R}_{\text {I }}$ |  |  | 1.5 | 1.5 | 1.5 | T $\Omega$ |
| Input Capacitance, $\mathrm{C}_{1}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  | 4.3 | 4.3 | 4.3 | pF |
| Equivalent Input Noise Voltage, $e_{n}$ | $B W=$ $R_{S}=1 \mathrm{M} \Omega$ <br> 0.2 MHz $R_{\mathrm{S}}=10 \mathrm{MS} 2$ |  | $\begin{aligned} & 40 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 50 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 50 \end{aligned}$ | $\mu \mathrm{V}$ |
| Equivalent Input Noise Voltage, $e_{n}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{S}}= \\ & 100 \Omega \end{aligned}$ | $\left\lvert\, \begin{aligned} & 1 \mathrm{kHz} \\ & 10 \mathrm{kHz} \end{aligned}\right.$ | $\begin{aligned} & 72 \\ & 30 \end{aligned}$ | $\begin{aligned} & 72 \\ & 30 \end{aligned}$ | $\begin{aligned} & 72 \\ & 30 \\ & \hline \end{aligned}$ | $n \vee \sqrt{\mathrm{~Hz}}$ |
| Unity Gain Crossover Frequency, $\mathrm{f}_{\mathrm{T}}$ |  |  | 4 | 4 | 4 | MHz |
| Slew Rate, SR: |  |  | 10 | 10 | 10 | $\mathrm{V} / \mathrm{\mu s}$ |
| Transient Response: Rise Time, $\mathrm{t}_{\mathrm{r}}$ | $\begin{aligned} & C_{L}=25 \mathrm{pF} \\ & R_{L}=2 \mathrm{k} \Omega \\ & \text { (Voltage } \\ & \text { Follower) } \end{aligned}$ |  | 0.09 | 0.09 | 0.09 | $\mu \mathrm{s}$ |
| Overshoot |  |  | 10 | 10 | 10 | \% |
| Settling Time ( $4 \mathrm{~V}_{\mathrm{p} \cdot \mathrm{p}}$ Input to $<0.1 \%$ ) |  |  | 1.8 | 1.8 | 1.8 | $\mu \mathrm{s}$ |


| CHARACTERISTIC | TEST CONDITIONS | $\begin{aligned} & \text { CA3160B } \\ & (T, S) \end{aligned}$ | CA3160A$(T, S, E)$ | $\begin{aligned} & C A 3160 \\ & (T, S, E) \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \mathrm{V}^{+}=5 \mathrm{~V} \\ \mathrm{~V}^{-}=0 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ <br> (Unless Otherwise Specified) |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ |  | 1 | 2 | 6 | mV |
| Input Offset Current, ${ }^{1} \mathrm{O}$ |  | 0.1 | 0.1 | 0.1 | pA |
| Input Current, I | - | 2 | 2 | 2 | pA |
| Common-Mode Rejection Ratio, CMRR |  | 100 | 90 | 80 | dB |
| Large-Signal Voltage | $\mathrm{V}_{\mathrm{O}}=4 \mathrm{~V}_{\mathrm{p} \cdot \mathrm{p}}$ | 100 k | 100 k | 100 k | $\mathrm{v} / \mathrm{V}$ |
| Gain, AOL | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ | 100 | 100 | 100 | dB |
| Common-Mode Input Voltage Range, $V_{\text {ICR }}$ |  | 0 to 2.8 | 0 to 2.8 | 0 to 2.8 | V |
| Supply Current, $\mathrm{I}^{+}$ | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{L}}=\infty \end{gathered}$ | 300 | 300 | 300 |  |
|  | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V} \\ \mathrm{R}_{\mathrm{L}}=\infty \end{gathered}$ | 500 | 500 | 500 |  |
| Power Supply Rejection Ratio, $\Delta V_{10} / \Delta V^{+}$ |  | 200 | 200 | 200 | $\mu \mathrm{V} / \mathrm{V}$ |

## CA3160, CA3160A, CA3160B Types

## MAXIMUM RATINGS, Absolute-Maximum Values

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

TEMPERATURE RANGE:
OPERATING (All Types) . . . -55 to $+125^{\circ} \mathrm{C}$
STORAGE (All Types) $\ldots . .-65$ to $+150^{\circ} \mathrm{C}$
OUTPUT SHORT-CIRCUIT
DURATION* $\qquad$ INDEFINITE
LEAD TEMPERATURE
(DURING SOLDERING):
AT DISTANCE $1 / 16 \pm 1 / 32$ INCH
( $1.59 \pm 0.79 \mathrm{MM}$ ) FROM CASE
FOR 10 SECONDS MAX. . . . . . . . . . $+265{ }^{\circ} \mathrm{C}$
*Shorf circuit may be applied to ground or to either supply.


Fig. 2 - Schematic diagram of the CA3160 Series.

## CIRCUIT DESCRIPTION

Fig. 3 is a block diagram of the CA3160 series COS/MOS Operational Amplifiers. The input terminals may be operated down to 0.5 V below the negative supply rail, and the output can be swung very close to either supply rail in many applications. Consequently, the CA3160 series circuits are ideal for single-supply operation. Three class $A$ amplifier stages, having the individual gain capability and current consumption shown in Fig.3, provide the total gain of the CA3160. A biajsing circuit provides two potentials for common use in the first and second stages. Terminals 8 and 1 can be used to supplement the internal phase compensation network if
additional phase compensation or frequency roll-off is desired. Terminals 8 and 4 can also be used to strobe the output stage into a low quiescent current state. When Terminal 8 is tied to the negative supply rail (Terminal 4) by mechanical or electrical means, the output potential at Terminal 6 essentially rises to the positive supply-rail potential at Terminal 7. This condition of essentially zero current drain in the output stage under the strobed "OFF" condition can only be achieved when the ohmic load resistance presented to the amplifier is very high le.g., when the amplifier output is used to drive COS/MOS digital circuits in comparator applications).

## CA3160, CA3160A, CA3160B Types

Input Stages - The circuit of the CA3160 is shown in Fig.2. It consists of a differentialinput stage using PMOS field-effect transistors (Q6, Q7) working into a mirror-pair of bipolar transistors (Q9, Q10) functioning as load resistors together with resistors R3 through R6. The mirror-pair transistors also function as a differential-to-single-ended converter to provide base drive to the second stage bipolar transistor (Q11). Offset nulling, when desired, can be effected by connecting a $100,000-$ ohm potentiometer across Terms. 1 and 5 and the potentiometer slider arm to Term. 4. Cascode-connected PMOS transistors Q2, Q4, are the constant-current source for the input stage. The biasing circuit for the constant-current source is subsequently described. The small diodes D5 through D7 provide gate-oxide protection against highvoltage transients, e.g., including static electricity during handling for Q6 and Q7.
Second-Stage - Most of the voltage gain in the CA3160 is provided by the second amplifier stage, consisting of bipolar transistor Q11 and its cascode-connected load resistance provided by PMOS transistors Q3 and Q5. The source of bias potentials for these PMOS transistors is described later. Miller Effect compensation (roll off) is accomplished by means of the $30-\mathrm{pF}$ capacitor and $2-\mathrm{k} \Omega$ resistor connected between the base and collector of transistor Q11. These internal components provide sufficient compensation for unity gain operation in most applications. However, additional compensation, if desired, may be used between Terminals 1 and 8.
Bias-Source Circuit - At total supply voltages, somewhat above 8.3 volts, resistor R2 and zener diode $\mathrm{Z1}$ serve to establish a voltage of 8.3 volts across the series-connected circuit, consisting of resistor R1, diodes D1 through D4, and PMOS transistor Q1. A tap at the junction of resistor R1 and diode D4 provides a gate-bias potential of about 4.5 volts for PMOS transistors Q 4 and O 5 with respect to Terminal 7. A potential of
about 2.2 volts is developed across diodeconnected PMOS transistor Q1 with respect to Terminal 7 to provide gate bias for PMOS transistors Q2 and Q3. It should be noted that Q1 is "mirror-connected" $\dagger$ to both Q2 and Q3. Since transistors Q1, Q2, Q3 are designed to be identical, the approximately 200-microampere current in Q1 establishes a similar current in Q2 and Q3 as constantcurrent sources for both the first and second amplifier stages, respectively.
At total supply voltages somewhat less than 8.3 volts, zener diode Z 1 becomes nonconductive and the potential, developed across series-connected R1, D1-D4, and Q1, varies directly with variations in supply voltage. Consequently, the gate bias for Q4, Q5 and Q2, Q3 varies in accordance with supply-voltage variations. This variation results in deterioration of the power-supply-rejection ratio (PSRR) at total supply voltages below 8.3 volts. Operation at total supply voltages below about 4.5 volts results in seriously degraded performance.
Output Stage - The output stage consists of a drain-loaded inverting amplifier using $\operatorname{COS} /$ MOS transistors operating in the Class A mode. When operating into very high resistance loads, the output can be swung within millivolts of either supply rail. Because the output stage is a drain-loaded amplifier, its gain is dependent upon the load impedance. The transfer characteristics of the output stage for a load returned to the negative supply rail are shown in Fig.6. Typical op-amp loads are readily driven by the output stage. Because largesignal excursions are non-linear, requiring feedback for good waveform reproduction, transient delays may be encountered. As a voltage follower, the amplifier can achieve 0.01 per cent accuracy levels, including the negative supply rail.

[^12]
*OTAL SUPPLY VOLTAGE (FOR INDICATED VOLTAGE GAINS) $=15 \mathrm{~V}$ * WITH INPUT TERMINALS BIASED SO THAT TERM 6 POTENTIAL HS + 75 V ABOVE TERM 4

* WITH OUTPUT TERM

Fig. 3 - Block diagram of the CA3160 Series.


Fig. 4 - Open-loop voltage gain and phase shift vs. frequency.


Fig. 6 - Voltage transfer characteristics of COS/MOS output stage.


Fig. 8 - Quiescent supply current vs. supply voltage at several temperatures.


Fig. 10 - Voltage across NMOS output transistor (Q12) vs. load current.


Fig. 5 - Open-loop gain vs. temperature.


Fig. 7 - Quiescent supply current vs. supply voltage.


Fig. 9 - Voltage across PMOS output transistor (Q8) vs. load curren:.


Fig. 11 - Equivalent noise voltage vs. frequency.

## Offset Nulling

Offset-voltage nulling is usually accomplished with a $100,000-\mathrm{ohm}$ potentiometer connected across Terminals 1 and 5 and with the potentiometer slider arm connected to Terminal 4. A fine offset-null adjustment usually can be effected with the slider arm positioned in the mid-point of the potentiometer's total range.

## Input Current Variation with CommonMode Input Voltage

As shown in the Table of Electrical Characteristics, the input current for the CA3160 Series Op-Amps is typically 5 pA at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ when Terminals 2 and 3 are at a commonmode potential of +7.5 volts with respect to negative supply Terminal 4. Fig. 12 contains


Fig. 12 - Input current vs. common-mode voltage.
data showing the variation of input current as a function of common-mode input voltage at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. These data show that circuit designers can advantageously exploit these characteristics to design circuits which typically require an input current of less than 1 pA , provided the common-mode input voltage does not exceed 2 volts. As previously noted, the input current is essentially the result of the leakage current through the gate-protection diodes in the input circuit and, therefore, a function of the applied voltage. Although the finite resistance of the glass terminal-to-case insulator of the TO-5 package also contributes an increment of leakage current, there are useful compensating factors. Because the gate-protection network functions as if it is connected to Terminal 4 potential, and the TO-5 case of the CA3160 is also internally tied to Terminal 4, input terminal 3 is essentially "guarded" from spurious leakage currents.

## Input-Current Variation with Temperature

The input current of the CA3160 Series circuits is typically 5 pA at $25^{\circ} \mathrm{C}$. The major portion of this input current is due to leakage current through the gate-protective diodes in the input circuit. As with any semiconductorjunction device, including op amps with a junction-FET input stage, the leakage current approximately doubles for every $10^{\circ} \mathrm{C}$ increase in temperature. Fig. 13 provides data
on the typical variation of input bias current as a function of temperature in the CA3160.


Fig. 13 - Input current vs. ambient temperature.
In applications requiring the lowest practical input current and incremental increases in current because of "warm-up" effects, it is suggested that an appropriate heat sink be used with the CA3160. In addition, when "sinking" or "sourcing" significant output current the chip temperature increases, causing an increase in the input current. In such cases, heat-sinking can also very markedly reduce and stabilize input current variations.

## Input-Offset-Voltage ( $\mathrm{V}_{10}$ ) Variation with

DC Bias vs. Device Operating Life
It is well known that the characteristics of a MOS/FET device can change slightly when a dc gate-source bias potential is applied to the device for extended time periods. The magnitude of the change is increased at high temperatures. Users of the CA3160 should be alert to the possible impacts of this effect if the application of the device involves extended operation at high temperatures with a significant differential dc bias voltage applied across Terminals 2 and 3. Fig. 14 shows typical data pertinent to shifts in offset voltage encountered with CA3160 devices in TO-5 packages during life testing. At lower temperatures (TO-5 and plastic) for example at $85^{\circ} \mathrm{C}$, this change in voltage is considerably less. In typical linear applications where the differential voltage is small and symmetrical, these incremental changes are of about the same magnitude as those en-


Fig. 14 - Typical incremental offset-voltage shift vs. operating life.

## CA3160, CA3160A, CA3160B Types

countered in an operational amplifier employing a bipolar transistor input stage. The two-volt dc differential voltage example represents conditions when the amplifier output state is "toggled", e.g., as in comparator applications.

## Power-Supply Considerations

Because the CA3160 is very useful in singlesupply applications, it is pertinent to review some considerations relating to power-supply current consumption under both single- and dual-supply service. Figs. $15(\mathrm{a})$ and $15(\mathrm{~b})$ show the CA3160 connected for both dualand single-supply operation.

(a) DUAL POWER-SUPPLY OPERATION

(b) SINGLE POWER-SUPPLY OPERATION

Fig. 15 - CA3160 output stage in dual and single power-supply operation.
Dual-supply operation: When the output voltage at Terminal 6 is zero-volts, the currents supplied by the two power supplies are equal. When the gate terminals of Q8 and Q12 are driven increasingly positive with respect to ground, current flow through Q12 (from the negative supply) to the load is increased and current flow through 08 (from the positive supply) decreases correspondingly. When the gate terminals of Q8 and Q12 are driven increasingly negative with respect to ground, current flow through Q8 is increased and current flow through Q12 is decreased accordingly.
Single-supply operation: Initially, let it be assumed that the value of $R_{L}$ is very high (or disconnected), and that the input-terminal bias (Terminals 2 and 3 ) is such that the output terminal (No. 6) voltage is at $\mathrm{V}^{+} / 2$, i.e., the voltage-drops across Q 8 and Q 12 are of equal magnitude. Fig. 7 shows typical quiescent supply-current vs. supply-voltage for the CA3160 operated under these conditions.

Since the output stage is operating as a Class A amplifier, the supply-current will remain constant under dynamic operating conditions as long as the transistors are operated in the linear portion of their voltage-transfer characteristics (see Fig. 6). If either Q8 or Q12 are swung out of their linear regions toward cutoff (a non-linear region), there will be a corresponding reduction in supply-current. In the extreme case, e.g., with Terminal 8 swung down to ground potential (or tied to ground), NMOS transistor Q12 is completely cut off and the supply-current to series-connected transistors Q8, Q12 goes essentially to zero. The two preceding stages in the CA3160, however, continue to draw modest supplycurrent (see the lower curve in Fig. 7) even though the output stage is strobed off. Fig. 15(a) shows a dual-supply arrangement for the output stage that can also be strobed off, assuming $R_{L}=\infty$, by pulling the potential of Terminal 8 down to that of Terminal 4.

Let it now be assumed that a load-resistance of nominal value (e.g., 2 kilohms) is connected between Terminal $6 i$ and ground in the circuit of Fig. 15(b). Let it further be assumed again that the input-terminal bias (Terminals 2 and 3 ) is such that the output terminal (No. 6) voltage is a $\mathrm{V}^{+} / 2$. Since PMOS transistor Q8 must now supply quiescent current to both $R_{L}$ and transistor Q12, it should be apparent that under these conditions the supply-current must increase as an inverse function of the $R_{L}$ nagnitude. Fig. 9 shows the voltage-drop across PMOS transistor Q8 as a function of load current at several supply voltages. Fig. 6 shows the voltage-transfer characteristics of the output stage for several values of load resistance.

## Wideband Noise

From the standpoint of lowv-noise performance considerations, the use of the CA 3160 is most advantageous in applications where in the source resistance of the input signal is in the order of 1 megohm or more. In this case, the total input-referred noise voltage is typically only $40 \mu \mathrm{~V}$ when the test-circuit amplifier of Fig. 16 is operated at a total supply voltage of 15 volts. This value of


92Cs-28577
Fig. 16 - Test-circuit amplifier (30-dB gain) used for wideband noise measurements.

Linear Integrated Circuits

## CA3160, CA3160A, CA3160B Types

total input-referred noise remains essentially constant, even though the value of source resistance is raised by an order of magnitude. This characteristic is due to the fact that reactance of the input capacitance becomes a significant factor in shunting the source resistance. It should be noted, however, that for values of source resistance very much greater than 1 megohm, the total noise voltage generated can be dominated by the thermal noise contributions of both the feedback and source resistors.

(b) Small Signal Response Top Trace: Output Bottom Trace: Input


42Cs 28579
(c) Input-Output Difference Signal Showing Settling Time
Top Trace: Output Signal
Center Trace: Difference Signal $5 \mathrm{mV} / \mathrm{div}$ Bottom Trace: Input Signal

Fig. 17 -- Split-supply voltage follower with associated waveforms.

## TYPICAL APPLICATIONS

## Voltage Followers

Operational amplifiers with very high input resistances, like the CA3160, are particularly suited to service as voltage followers. Fig. 17 shows the circuit of a classical voltage follower, together with pertinent waveforms using the CA3160 in a split-supply configuration.
A voltage follower, operated from a singlesupply, is shown in Fig. 18 together with related waveforms. This follower circuit is linear over a wide dynamic range, as illustrated by the reproduction of the output waveform in Fig.18b with input-signal ramping. The waveforms in Fig.18c show that the follower does not lose its input-tooutput phase-sense, even though the input is being swung 7.5 volts below ground potential. This unique characteristic is an important attribute in both operational amplifier and comparator applications. Fig. 18c also shows the manner in which the COS/MOS output stage permits the output signal to swing down
to the negative supply-rail potential (i.e., ground in the case shown). The digital-toanalog converter (DAC) circuit, described in the following section, illustrates the practical use or the CA3160 in a single-supply voltagefollower application.

## 9-Bit COS/MOS DAC

A typical circuit of a 9-bit Digital-to-Analog Converter (DAC)* is shown in Fig.19. This system combines the concepts of multipleswitch COS/MOS IC's, a low-cost ladder network of discrete metal-oxide-film resistors, a CA3160 op amp connected as a follower, and an inexpensive monolithic regulator in a simple single power-supply arrangement. An additional feature of the DAC is that it is readily interfaced with COS/MOS input logic, e.g., 10 -volt logic levels are used in the circuit of Fig. 19.

[^13]
## CA3160, CA3160A, CA3160B Types



Fig. 18 - Single-supply voltage-follower with associated waveforms. (e.g., for use in single-supply D/A converter; see Fig. 9 in ICAN-6080.)
(b) Output signal with input-signal ramping.


92CS-28581R1
(c) Output-Waveform with Ground-Reference Sine-Wave Input
Top Trace: Output Bottom Trace: Input



Fig. 19 - 9-bit DAC using COS/MOS digital switches and CA3160.

## CA3160, CA3160A, CA3160B Types

The circuit uses an R/2R voltage-ladder net work, with the output-potential obtained directly by terminating the ladder arms at either the positive or the negative power supply terminal. Each CD4007A contains three "inverters", each "inverter" functioning as a single-pole double-throw switch to terminate an arm of the R/2R network at either the positive or negative power-supply terminal. The resistor ladder is an assembly of one per cent tolerance metal-oxide film resistors. The five arms requiring the highest accuracy are assembled with series and parallel combinations of 806,000 -ohm resistors from the same manufacturing lot.
A single 15 -volt supply provides a positive bus for the CA3160 follower amplifier and feeds the CA3085 voltage regulator. A "scale-adjust" function is provided by the regulator output control, set to a nominal 10 -volt level in this system. The line-voltage regulation (approximately $0.2 \%$ ) permits a 9 -bit accuracy to be maintained with variations of several volts in the supply. The
flexibility afforded by the COS/MOS building blocks simplifies the design of DAC systems tailored to particular needs.

## Error-Amplifier in Regulated Power Supplies

The CA3160 is an ideal choice for error amplifier service in regulated power supplies since it can function as an error-amplifier when the regulated output voltage is required to approach zero
The circuit shown in Fig. 20 uses a CA3160 as an error amplifier in a continuously ad justable 1 -ampere power supply. One of the key features of this circuit is its ability to regulate down to the vicinity of zero volts with only one dc power supply input.
An RC network, connected between the base of the output drive transistor and the input voltage, prevents "turn-on overshoot", a condition typical of many operational-ampli fier regulator circuits. As the amplifier be comes operational, this RC network ceases to have any influence on the regulator performance:


Fig. 20 - Voltage regulator circuit 10.1 to 35 V at 1 A ).

## Operational Amplifiers

## CA3160, CA3160A, CA3160B Types

## Precision Voltage-Controlled Oscillator

The circuit diagram of a precision voltagecontrolled oscillator is shown in Fig.21. The oscillator operates with a tracking error in the order of 0.02 percent and a temperature coefficient of $0.01 \% /{ }^{\circ} \mathrm{C}$. A multivibrator ( $A_{1}$ ) generates pulses of constant amplitude (V) and width ( $\mathrm{T}_{2}$ ). Since the output (terminal 6) of $A_{1}$ (a CA3130) can swing within about 10 millivolts of either supply. rail, the output pulse amplitude (V) is essentially equal to $V_{+}$. The average output voltage ( $E_{\mathrm{avg}}=\mathrm{V} \mathrm{T}_{2} / \mathrm{T}_{1}$ ) is applied to the non-inverting input terminal of comparator $A_{2}$ via an integrating network $\mathrm{R}_{3}, \mathrm{C}_{2}$. Comparator $\mathrm{A}_{2}$ operates to establish circuit conditions such that $E_{\text {avg }}=$ V1. This circuit condition is accomplished by feeding an output signal from terminal 6 of $A_{2}$ through $\mathrm{R}_{4}$, $\mathrm{D}_{4}$ to the inverting terminal (terminal 2)
of $A_{1}$, thereby adjusting the multivibrator interval, $\mathrm{T}_{3}$.

## Voltmeter With High Input Resistance

The voltmeter circuit shown in Fig. 22 illustrates an application in which a number of the CA3160 characteristics are exploited. Range-switch SW1 is ganged between input and output circuitry to permit. selection of the proper output voltage for feedback to Terminal 2 via $10 \mathrm{~K} \Omega$ currert-limiting resistor. The circuit is powered by a single 8.4 -volt mercury battery. With zero input signal, the circuit consumes somewhat less than 500 microamperes plus the meter current required to indicate a given voltage. Thus, at full-scale input, the total supply current rises to slightly more than 1500 microamperes.


Fig. 21 - Voltage-controlled oscillator.


Fig. 22 - High-input-resistance DC voltmeter.

## Linear Integrated Circuits

## CA3160, CA3160A, CA3160B Types

## Function Generator

A function generator having a wide tuning range is shown in Fig.23. The adjustment range, in excess of $1,000,000 / 1$, is accomplished by a single potentiometer. Three operational amplifiers are utilized: a CA3160 as a voltage follower, a CA3080 as a highspeed comparator, and a second CA3080A
as a programmable current source. Three variable capacitors C1, C2, and C3 shape the triangular signal between 500 kHz and 1 MHz . Capacitors C4, C5, and the trimmer potentiometer in series with C5 maintain essentially constant ( $\pm 10 \%$ ) amplitude up to 1 MHz .


Fig.23(a) - 1,000,000/1 single-contral function
generator -1 MHz to 1 Hz .

(b) - Two-tone output signal from the function generator. A square-wave signal modulates the external sweeping input to produce 1 Hz and 1 MHz , showing the $1,000,000 / 1$ frequency range of the function generator.

(c) - Triple-trace of the function generator sweeping to 1 MHz . The bottom trace is the sweeping signal and the top trace is the actual generator output. The center trace displays the 1 MHz signal via delayed oscilloscope triggering of the upper swept output signal.

## Staircase Generator

Fig. 24 shows a staircase generator circuit utilizing three COS/MOS operational amplifiers. Two CA3130's are used; one as a multivibrator, the other as a hysteresis switch. The third amplifier, a CA3160, is used as a linear staircase generator.


## Picoammeter Circuit

Fig. 25 is a current-to-voltage converter configuration utilizing a CA3160 and CA3140 to provide a picoampere meter for $\pm 3$ pA fullscale meter deflection. By placing Terminals 2 and 4 of the CA3160 at ground potential, the CA3160 input is operated in the "guarded mode". Under this operating condition, even slight leakage resistance present between Terminals 3 and 2 or between Terminals 3 and 4 would result in zero voltage across this leakage resistance, thus substantially reducing the leakage current.
If the CA3160 is operated with the same voltage on input Terminals 3 and 2 as on Terminal 4, a further reduction in the input current to the less than one picoampere level can be achieved as shown in Fig. 12.
To further enhance the stability of this circuit, the CA3160 can be operated with its
output (Terminal 6) near ground, thus markedly reducing the dissipation by reducing the supply current to the device.
The CA3140 stage serves as a $\times 100$ gain stage to provide the required plus and minus output swing for the meter and feedback network. A 100-to-1 voltage divider network consisting of a $9.9-\mathrm{K} \Omega$ resistor in series with a 100 -ohm resistor sets the voltage at the $10-\mathrm{KM} \Omega$ resistor (in series with Terminal 3) to $\pm 30 \mathrm{mV}$ full-scale deflection. This $30-\mathrm{mV}$ signal results from $\pm 3$ volts appearing at the top of the voltage divider network which also drives the meter circuitry.
By utilizing a switching technique in the meter circuit and in the $9.9 \mathrm{~K} \Omega$ and 100 -ohm network similar to that used in voltmeter circuit shown in Fig. 22, a current range of 3 pA to 1 nA full scale can be handled with the single $10-\mathrm{KM} \Omega$ resistor.

## CA3160, CA3160A, CA3160B Types



92CM-28589R1
Fig. 25 - Current-to-voltage converter to provide a picoammeter with $\pm 3 \rho A$ full-scale deflection.

## Single-Supply Sample-and-Hold System

Fig. 26 shows a single-supply sample-and-hold system using a CA3160 to provide a high input impedance and an input-voltage range of 0 to 10 volts. The output from the input buffer integrator network is coupled to a CA3080A. The CA3080A functions as a strobeable current source for the CA3140 output integrator and storage capacitor. The CA 3140 was chosen because of its low output impedance and constant gain-bandwidth
product. Pulse "droop" during the hold interval can be reduced to zero by adjusting the $100-\mathrm{K} \Omega$ bias-voltage potentiometer on the positive input of the CA3140. This zero adjustment sets the CA3080A output voltage at its zero current position. In this sample-and-hold circuit it is essential that the amplifier bias current be reduced to zero to minimize output signal current during the hold mode. Even with 320 mV at the amplifier bias circuit terminal (5) at least $\pm 100 \mathrm{pA}$ of output current will be available.


Fig.26(a) - Single-supply sample-and-hold systeminput 0 -to- 10 volts.

(b) - Sample-and-hold waveform.

Top Trace: Sampled Output Center Trace: Input Signal Bottom Trace: Sampling Pulses

(c) - Sample-and-hold waveform.

Top Trace: Sampled Output
Center Trace: Input
Bottom Trace: Sampling Pulse

## Wien Bridge Oscillator

A simple, single-supply Wien Bridge oscillator using a CA3160 is shown in Fig. 27. A pair of parallel-connected 1 N914 diodes comprise the gain-setting network which standardizes the output voltage at approximately 1.1 volts. The 500 -ohm potentiometer is adjusted so that the oscillator will always start and the oscillation will be maintained. Increasing the amplitude of the voltage may lower the threshold level for starting and for sustaining the oscillation, but will introduce more distortion.


Fig. 27 - Single-supply Wien Bridge oscillator.

Operation with Output-Stage Power-Booster The current sourcing and sinking capability of the CA3160 output stage is easily supplemented to provide power-boost capability. In the circuit of Fig.28, three COS/MOS transistor-pairs in a single CA3600 IC array are shown parallel-connected with the output stage in the CA3160. In the Class A mode of CA3600E shown, a typical device consumes

20 mA of supply current at $15 \cdot \mathrm{~V}$ operation. This arrangement boosts the current-handling capability of the CA3160 output stage by about 2.5X.

The amplifier circuit in Fig. 28 employs feedback to establish a closed-loop gain of 20 dB . The typical large-signal-bandwidth $(-3 \mathrm{~dB})$ is 190 kHz .


Fig. 28 - COS/MOS transistor array (CA3600E) connected as power
booster in the output stage of the CA3160.

CA3160, CA3160A, CA3160B Types


Dimensions in parentheses are in millimeters and are derived from the basic inch dimensigns as indicated. Grid graduations are in mils $110^{-3}$ inch).

The photograph and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

## CA3240, CA3240A Types



## Dual BiMOS Operational Amplifiers

With MOS/FET Input, Bipolar Output

## Features:

- Dual version of CA3140
- Internally compensated
- MOS/FET input stage
(a) Very high input impedance $\left(Z_{\text {IN }}\right)$ - $1.5 T \Omega$ typ.
(b) Very low input current ( $\left(_{1}\right.$ ) - 10 pA typ. at $\pm 15 \mathrm{~V}$
(c) Wide common-mode inputvoltage range ( $\mathrm{V}_{\mathrm{ICR}}$ ) - can be swung 0.5 volt below negative supply-voltage rail
(d) Rugged input stage - bipolar diode protected
- Directly replaces industry types 747 and 1458 in most applications
- Operation from 4-to-36 volts single or dual supplies
- Characterized for $\pm 15$-volt operation and for' TTL supply systems with operation down to 4 volts
- Wide bandwidth - 4.5 MHz unity gain at $=15 \mathrm{~V}$ or 30 V
- High voltage-follower slew rate $9 / V \mu \mathrm{~s}$
- Output swings to within 0.5 volt of negative supply at $V^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0$


## Applications:

- Ground-referenced single-supply amplifiers in automobile and portable instrumentation
- Sample and hold amplifiers
- Long-duration timers/multivibrators (microseconds - minutes - hours)
- Photocurrent instrumentation
- Active filters
- Intrusion alarm systems
- Comparators
- Instrumentation amplifiers
- Functior generators
- Power supplies

The RCA-CA3240A and CA3240 are dual versions of the popular CA3140-series integrated circuit operational amplifiers. They combine the advantages of MOS and bipolar transistors on the same monolithic chip. The gateprotected MOS/FET (PMOS) input transistors provide high input impedance and a wide common-mode input voltage range (typically to 0.5 V below the negative supply rail). The bipolar output transistors allow a wide output voltage swing and provide a high output current capability.

The CA3240A and CA3240 are supplied in the 8 -lead dual-in-line plastic package (Mini-DIP, E suffix), and in the 14lead dual-in-line plastic package (E1 suffix). They are pincompatible with the industry standard 747 and 1458 operational amplifiers in similar packages. The CA3240A and CA3240 have an operating-temperature range of -40 to $+85^{\circ} \mathrm{C}$. The offset null feature is available only when these types are supplied in the 14-lead dual-in-line plastic package (E1 suffix). The CA3240 is also available in chip form (H suffix).


Fig. 1 - Block diagram of one-half CA3240 series.

## Linear Integrated Circuits

## CA3240, CA3240A Types

MAXIMUM RATINGS, Absolute-Maximum Values.

```
DC SUPPLY VOLTAGE
    (BETWEEN V+
OPERATING VOLTAGE RANGE . . . . . . . . . . . . . . . . . 4 to 36 V
or }\pm2\mathrm{ to }\pm18\textrm{V
, (\mp@subsup{V}{}{+}+8 V) to (V-
NPUT-TERMINAL CURRENT . . . . . . . . . . . . . . . . . . . . }1\textrm{mA
DEVICE DISSIPATION:
UP TO 55` C . . . . . . . . . . . . . . . . . . . . . . . }630\textrm{mW
ABOVE 55'`}\textrm{C}. . . . . . . . . . . . . . . . . Derate linearly 6.67 mW/0'C
TEMPERATURE RANGE:
    OPERATING . . . . . . . . . . . . . . . . . . . . . . -40 to +850}\textrm{C
    STORAGE . . . . . . . . . . . . . . . . . . . . . . - 65 to +150}\mp@subsup{0}{}{\circ}\textrm{C
OUTPUT SHORT-CIRCUIT DURATION . . . . . . . . . . . . . . . UNLIMITED
LEAD TEMPERATURE (DURING SOLDERING):
    AT DISTANCE 1/16 \pm1/32 INCH (1.59 \pm0.79 MM)
    FROM CASE FOR }10\mathrm{ SECONDS MAX.
    +2650}\textrm{C
```

- Short circuit mey be epplied to ground or to either supply. Temperetures end/or supply voltages must be limited to keep dissipation within maximum reting.


ALL RESISTANCE VALUES ARE IN OHMS
gintance values are in ohms
2CL-30014

* only availasle with i4-Lead dip (el suffix

Fig. 2 - Schematic diagram of one-half CA3240 series.

## Circuit Description

The schematic diagram of one amplifier section of the CA3240 is shown in Fig. 2. It consists of a differential amplifier stage using PMOS transistors Q9 and Q10 with gate-tosource protection against static discharge damage provided by zener diodes D3, 'D4, and D5. Constant current bias is applied to the differential amplifier from transistors Q2
and Q5 connected as a constant-current source. This assures a high common-mode rejection ratio. The output of the differential amplifier is coupled to the base of gain stage transistor Q13 by means of an n-p-n current mirror that supplies the required differential to-single-ended conversion. Provision for off set null for types in the 14 -lead plastic package (E1 suffix) is provided through the use of this current mirror.

The gain stage transistor Q13 has a highimpedance active load (Q3 and Q4) to provide maximum open-loop gain. The collector of Q13 directly drives the base of the compound emitter-follower output stage. Pulldown for the output stage is provided by two independent circuits: (1) constant-current-connected transistors Q14 and Q15 and (2) dynamic current-sink transistor Q16 and its associated circuitry. The level of pulldown current is constant at about 1 mA for Q15 and varies from 0 to 18 mA for $Q 16$ depending on the magnitude of the voltage between the output terminal and $\mathrm{V}^{+}$. The dynamic current sink becomes active whenever the output terminal is more negative
than $\mathrm{V}^{+}$by about 15 V . When this condition exists, transistors Q21 and Q16 are turned on causing Q16 to sink current from the output terminal to $\mathrm{V}^{-}$. This current always flows when the output is in the linear region, either from the load resistor or from the emitter of Q18 if no load resistor is present. The purpose of this dynamic sink is to perrnit the output to go within $0.2 \mathrm{~V}\left(V_{C E}(\right.$ sat $\left.)\right)$ of $V^{-}$with a $2 \cdot \mathrm{k} \Omega$ load to ground. Wher the load is returned to $\mathrm{V}^{+}$, it may be necessary to supplement the 1 mA of current from Q15 in order to turn on the dynamic current sink (Q16). This may be accomplished by placing a resistor (approx. $2 \mathrm{k} \Omega$ ) between the output and $\mathrm{V}^{-}$.

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN
At $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Unless Otherwise Specified

| CHARACTERISTIC | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3240A |  |  | CA3240 |  |  |  |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage, $\left\|V_{10}\right\|$ | - | 2 | 5 | - | 5 | 15 | mV |
| Input Offset Current, $\left\|{ }^{\prime} \mathrm{IO}\right\|$ | -- | 0.5 | 20 | - | 0.5 | 30 | pA |
| Input Current, II | - | 10 | 40 | - | 10 | 50 | pA |
| Large.Signal Voltage Gain, (See Figs. 4, 19) | 20 k | 100 k | - | 20 k | 100 k | - | V/V |
|  | 86 | 100 | - | 86 | 100 | - | dB |
| Common-Mode Rejection Ratio, CMRR (See Fig. 9) | -- | 32 | 320 | - | 32 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
|  | 70 | 90 | -- | 70 | 90 | -- | dB |
| Common-Mode  <br> Input-Voltage  <br> Range,  <br> (See Fig 16) VICR  | -15 | $\left\|\begin{array}{c} -15.5 \\ \text { to } \\ +12.5 \end{array}\right\|$ | 12 | -15 | $\begin{gathered} -15.5 \\ \text { to } \\ +12.5 \end{gathered}$ | 11 | v |
| Power SupplyRejection Ratio, <br> (See Fig. 11) | - | 100 | 150 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
|  | 76 | 80 | - | 76 | 80 | - | dB |
| Maximum Output <br> Voltage <br> (See Figs. 22, 16) $\mathrm{V}_{\mathrm{OM}^{+}}$ <br> $\mathrm{VOM}^{-}$  | +12 | 13 | - | +12 | 13 | - | V |
|  | -14 | -14.4 | -- | -14 | -14.4 | $\cdots$ |  |
| Maximum <br> Voltage,  <br>  $\mathrm{VOMtput}^{-}$ | 0.4 | 0.13 | - | 0.4 | 0.13 | - | V |
| Supply Current, <br> (See Fig. 7) <br> For Both Amps. | - | 8 | 12 | $\cdots$ | 8 | 12 | mA |
| Total Device Dissipation, $\quad P_{D}$ | - | 240 | 360 | - | 240 | 360 | mW |

- At $V_{\mathrm{O}}=26 \mathrm{~V}_{\mathrm{p}-\mathrm{p}^{\prime}}+12 \mathrm{~V},-14 \mathrm{~V}$ and $\mathrm{R}_{\mathrm{L}}=2 \mathrm{ks}$.
- At $R_{L}=2 \mathrm{kS}$.
$\dagger_{\text {At }} \mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=G N D, I_{\text {Sink }}=200 \mu \mathrm{~A}$.


## Linear Integrated Circuits

CA3240, CA3240A Types
TYPICAL ELECTRICAL CHARACTERISTICS



Fig. 3 - Functional diagrams.

## CA3240, CA3240A Types

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN
At $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ Unless Otherwise Specified

| CHARACTERISTIC | TYPICAL VALUES |  | UNITS |
| :---: | :---: | :---: | :---: |
|  | CA3240A | CA3240 |  |
| Input Offset Voltage, $\quad\left\|V_{10}\right\|$ | 3 | 10 | mV |
| Input Offset Current, ${ }^{\text {b }}$, \|'IIO| | 32 | 32 | pA |
| Input Current, ${ }^{\text {c }}$ | 640 | 640 | pA |
| Large-Signal <br> Voltage Gain, <br> (See Figs. 4, 19) AOL $^{\bullet}$ <br> Co  | 63 k | 63 k | V/V |
|  | 96 | 96 | dB |
| Common-ModeRejection Ratio, CMRR(See Fig. 3)Comenon | 32 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
|  | 90 | 90 | dB |
| $\begin{aligned} & \text { Common-Mode } \\ & \text { Input-Voltage Range, VICR } \\ & \text { (See Fig. 16) } \\ & \hline \end{aligned}$ | $\begin{gathered} -15 \\ \text { to } \\ +12.3 \end{gathered}$ | $\begin{gathered} -15 \\ \text { to } \\ +12.3 \end{gathered}$ | V |
| Power-Supply Rejection $\Delta V_{10} / \Delta V$ | 150 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Ratio, PSRR <br> (See Fig. 11)  | 76 | 76 | dB |
| Maximum Output Voltage, $\qquad$ | 12.4 | 12.4 | V |
|  | -14.2 | -14.2 |  |
| Supply Current, (See Fig. 7) For Both Amps. | 8.4 | 8.4 | mA |
| Total Device Dissipation, $\mathrm{P}_{\mathrm{D}}$ | 252 | 252 | nWW |
| Temperature Coefficient of Input Offset Voltage, $\Delta V_{10} / \Delta T$ | 15 | 15 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

At $V_{O}=26 V_{p-p}+12 \mathrm{~V},-14 \mathrm{~V}$ and $R_{L}=2 \mathrm{ks}$.

- At $R_{L}=2 \mathrm{ks}$.
- At $T_{A}=85^{\circ} \mathrm{C}$


Fig. 4 - Open-loop voltage gain as a function of supply voltage and temperature.


Fig. 5 - Gain-bandwidth product as a function of supply voltage and temperature.

## Linear Integrated Circuits

## CA3240, CA3240A Types

TYPICAL ELECTRICAL CHARACTERISTICS FOR DESIGN GUIDANCE
At $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC |  | TYPICAL VALUES |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CA3240A | CA3240. |  |
| Input Offset Voltage, | $\left\|V_{10}\right\|$ | 2 | 5 | mV |
| Input Offset Current, | $\mid \mathrm{ln}$ \| | 0.1 | 0.1 | pA |
| Input Current, | 11 | 2 | 2 | pA |
| Input Resistance |  | 1 | 1 | TS |
| Large-Signal Voltage Gain, (See Figs. 4, 19) | ${ }^{\text {AOL }}$ | 100 k | 100 k | V/V |
|  |  | 100 | 100 | dB |
| Common-Mode Rejection Ratio, CMRR |  | 32 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  | 90 | 90 | dB |
| Common-Mode Input-Voltage Range, <br> (See Fig. 22) | VICR | -0.5 | -0.5 | V |
|  |  | 2.6 | 2.6 |  |
| Power-Supply Rejection Ratio, PSRR |  | 31.6 | 31.6 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  | 90 | 90 | dB |
| Maximum Output Voltage, (See Figs. 16,22) | $\mathrm{V}_{\mathrm{OM}}{ }^{+}$ | 3 | 3 | V |
|  | $\mathrm{V}_{\mathrm{OM}}{ }^{-}$ | 0.3 | 0.3 |  |
| Maximum Output Current: Source, <br> Sink | $\mathrm{IOM}^{+}$ | 20 | 20 | mA |
|  | $\mathrm{IOM}^{-}$ | 1 | 1 |  |
| Slew Rate (See Fig. 6) |  | 7 | 7 | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain-Bandwidth Product, (See Fig. 5) | ${ }^{\text {T }}$ | 4.5 | 4.5 | MHz |
| Supply Current, (See Fig. 7) | $1^{+}$ | 4 | 4 | mA |
| Device Dissipation, | $\mathrm{PD}_{\mathrm{D}}$ | 20 | 20 | mW |



Fig. 6 - Slew rate as a function of supply voltage and temperature.


Fig. 7 - Quiescent supply current as a function of supply voltage and temperature.


Fig. 8 - Maximum output voltage swing as a function of frequency.


Fig. 10 - Equivalent input noise voltage as a function of frequency.


Fig. 12 - Output sink current as a function of output voltage.


Fig. 14 - Crosstalk as a function of frequency.


Fig. 9 - Commuit-mode rejection ratio as a function of frequency.


Fig. 11 - Power supply rejection ratio as a function of frequency.


Fig. 13 - Supply current as a function of output voltage.


Fig. 15 - Voltage across output transistors
Q15 and Q16 as a function of load current.

## Linear Integrated Circuits

## CA3240, CA3240A Types



Fig. 16 - Output-voltage-swing capabifity and common-mode input-voltage range as a function of supply voltage and temperature.


Fig. 18 - Input current as a function of ambient temperature.


Fig. 17 - Input voltage as a function of settling time.


Fig. 19 - Open-loop voltage gain and phase lag as a function of frequency.


Fig. 20 - Split-supply voltage-follower test circuit and associated waveforms.


Fig. 21 - Test-circuit amplifier ( $30-d B$ gain) used for wideband noise measurement.


Fig. 22 - Voltage across output transistors Q15 and Q16 as a function of load current.

## Linear Integrated Circuits

## CA3240, CA3240A Types

## APPLICATIONS CONSIDERATIONS

## Output Circuit Considerations

Fig. 22 shows output current-sinking capabilities of the CA3240 at various supply voltages. Output voltage swing to the negative supply rail permits this device to operate both power transistors and thyristors directly without the need for level-shifting circuitry usually associated with the 741 series of operational amplifiers.
Fig. 23 shows some typical configurations Note that a series resistor, $R_{L}$, is used in both cases to limit the drive available to the driven device. Moreover, it is recommended that a series diode and shunt diode be used at the thyristor input to prevent large negative transient surges that can appear at the gate of thyristors, from damaging the integrated circuit.


Fig. 23 - Methods of utilizing the $V_{C E}($ sat $)$ sinking-current capability of the CA3240 series.

## Input Circuit Considerations

As indicated by the typical VICR, this device will accept in puts as low as 0.5 V below $\mathrm{V}^{-}$. However, a series current-limiting resistor is recommended to limit the maximum input terminal current to less than 1 mA to prevent damage to the input protection circuitry.
Moreover, some current-limiting resistance should be provided between the inverting input and the output when the CA3240 is used as a unity-gain voltage follower. This resistance prevents the possibility of extremely large input-signal transients from forcing a signal through the input-protection network and directly driving the internal constant-current source which could result in positive feedback via the output terminal. A $3.9-\mathrm{k} \Omega$ resistor is sufficient.
The typical input current is in the order of 10 pA when the inputs are centered at nominal device dissipation. As the output supplies
load current, device dissipation will increase, raising the chip temperature and resulting in increased input current. Fig. 24 shows typical input-terminal current versus ambient temperature for the CA3240.

It is well known that MOS/FET devices can exhibit slight changes in characteristics (for example, small changes in input offset voltage) due to the application of large differential input voltages that are sustained over long periods at elevated temperatures.
Both applied voltage and temperature accelerate these changes. The process is reversible and offset voltage shifts of the opposite polarity reverse the offset. In typical linear applications, where the differential voltage is small and symmetrical, these incremental changes are of about the same magnitude as those encountered in an operational amplifier employing a bipolar transistor input stage.


Fig. 24 - Input current as a function of ambient temperature.

## Offset-Voltage Nulling

The input-offset voltage of the CA3240AE1 and CA3240E1 can be nulled by connecting a $10-\mathrm{k} \Omega$ potentiometer between Terminals 3 and 14 or 5 and 8 and returning its wiper arm to Terminal 4, see Fig. 25a. This technique, however, gives more adjustment range than required and therefore, a considerable portion of the potentiometer rotation is not fully utilized. Typical values of series resistors that may be placed at either end of the potentiometer, see Fig. 25b, to optimize its utilization range are given in the table "Electrical Characteristics For Design Guidance" shown in this bulletin.
An alternate system is shown in Fig. 25c. This circuit uses only one additional resistor of approximately the value shown in the table. For potentiometers, in which the resistance does not drop to zero ohms at either end of rotation, a value of resistance $10 \%$ lower than the values shown in the table should be used.


- BASIC

b. IMPROVED

c. SIMPLER IMPROVED
RESOLUTION 92cs-30032
* SEE CHARACTERISTICS CHART

Fig. 25 - Three offset-voltage nulling methods.
(CA3240AE1, CA3240E1 only.)

## TYPICAL APPLICATIONS

## On/Off Touch Switch

The on/off touch switch shown in Fig. 26 uses the CA3240E to sense small currents flowing between two contact points on a touch plate consisting of a PC board metallization "grid". When the "on" plate is touched, current flows between the two halves of the grid causing a positive shift in the output voltage (Term. 7) of the CA3240E. These positive transitions are fed into the CA3059, which is used as a latching circuit and zero-crossing triac driver. When a positive pulse occurs at Terminal 7 of the CA3240E,
the triac is turned on and held on by the CA3059 and its associated positive feedback circuitry $(51-k \Omega$ resistor and $36-k \Omega / 42-k \Omega$ voltage divider). When the positive pulse occurs at Terminal 1 (CA3240E), the triac is turned off and held off in a similar manner. Note that power for the CA3240E is supplied by the CA3059 internal power supply. The advantage of using the CA3240E in this circuit is that it can sense the small currents associated with skin conduction while allowing sufficiently high circuit impedance to provide protection against electrical shock.


[^14]Fig. 26 - On/off touch switch.

## Linear Integrated Circuits

## CA3240, CA3240A Types

Dual Level Detector (window comparator)
Fig. 27 illustrates a simple dual liquid level detector using the CA3240E as the sensing amplifier. This circuit operates on the principle that most liquids contain enough ions in solution to sustain a small amount of current flow between two electrodes submersed in the liquid. The current, induced by an $0.5-\mathrm{V}$ potential applied between two halves of a

PC board grid, is converted to a voltage level by the CA3240E in a circuit similar to that of the on/off touch switch shown in Fig. 26. The changes in voltage for both the upper and lower level sensors are processed by the CA3140 to activate an LED whenever the liquid level is above the upper sensor or below the lower sensor.


Fig. 27 - Dual level detector.


Fig. 28 - Constant-voltage/constant-current power supply.

Constant-Voltage/Constant-Current Power Supply
The constant-voltage/constant-current power supply shown in Fig. 28 uses the CA3240E as a voltage-error and current-sensing amplifier. The CA3240E is ideal for this application because its input common-mode voltage-range includes ground, allowing the supply to adjust from 20 mV to 25 V without requiring an additional negative input voltage. Also, the ground reference capability of the CA3240 E allows it to sense the voltage across

29 shows the transient response of the supply during a $100-\mathrm{mA}$ to $1-\mathrm{A}$ load transition.

## Precision Differential Amplifier

Fig. 30 shows the CA3240E in the classical precision differential amplifier circuit. The CA3240E is ideally suited for biomedical applications because of its extremely high input impedance. To insure patient safety, an extremely high electrode series resistance is required to limit any current that might


TRANSIENT RESPONSE
top trace output voltage
(500 mV/am AND $5 \mu \mathrm{~s} / \mathrm{cm}$ )
BOTTOM TRACE COLLECTOR OF LOAD
WWITCHING TRANSISTOR
LOAD $=100 \mathrm{~mA}$ TO 1 A
$15 \mathrm{~V} / \mathrm{cm}$ AND $5 \mu \mathrm{~s} / \mathrm{cm}$

Fig. 29 - Transient response.
the $1-\Omega$ current-sensing resistor in the negative output lead of the power supply. The CA3086 transistor array functions as a reference for both constant-voltage and constantcurrent limiting. The 2N6385 power Darlington is used as the pass element and may be required to dissipate as much as 40 W . Fig.
result in patient discomfort in the event of a fault condition. In this case, $10-\mathrm{M} \Omega$ resistors have been used to limit the current to less than $2 \mu \mathrm{~A}$ without affecting the performance of the circuit. Fig. 31 shows a typical electrocardiogram waveform obtained with this circuit.


Fig. 30 - Precision differential amplifier.

## Linear Integrated Circuits

## CA3240, CA3240A Types



VERTICAL: $1.0 \mathrm{mV} / \mathrm{DIV}$
GAIN $=100 \times 1$
(SCOPE SENSITIVITY = O.IVIDIV
HORIZONTAL: >O 2 SEC/DIV (UNCAL)
92Cs-30033

TYPICAL ELECTROCARDIOGRAM WAVEFORM

Fig. 31 - Typical electrocardiogram waveform.

## Differential Light Detector

In the circuit shown in Fig. 32, the CA3240E converts the current from two photo diodes to voltage, and applies 1 V of reverse bias to the diodes. The voltages from the CA3240E outputs are subtracted in the second stage
(CA3140) so that only the difference is amplified. In this manner, the circuit can be used over a wide range of ambient light conditions without circuit component adjustment. Also, when used with a light source, the circuit will not be sensitive to changes in light level as the source ages.


Fig. 32 - Differential light detector.

CA3240H Dimensions and Pad Layout


The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$.


# BiMOS Operational Amplifiers 

With MOS/FET Input, COS/MOS Output

## FEATURES:

- Dual version of the CA3160
- MOS/FET input stage provides: very high $Z_{I}=1.5 \mathrm{~T} \Omega\left(1.5 \times 10^{12} \Omega\right)$ typ. very low $\mathrm{II}=5 \mathrm{pA}$ typ. at $15-\mathrm{V}$ operation

$$
=2 \mathrm{pA} \text { typ. at } 5-\mathrm{V} \text { operation }
$$

- Common-mode input-voltage range includes negative supply rail; input terminals can Ideal for be swung 0.5 V below negative supply rail single-supply - COS/MOS output stage permits signal swing to either (or both) supply rails

The RCA-CA3260T, CA3260S, CA3260E; CA3260AT, CA3260AS, CA3260AE; and CA3260BT, CA3260BS are integrated-circuit operational amplifiers that combine the advantages of both COS/MOS and bipolar transistors on a monolithic chip. The CA3260 series circuits are dual versions of the popular CA3160 series.

Gate-protected p-channel MOS/FET (PMOS) transistors are used in the input circuit to provide very-high-input impedance, very-low-input current, and exceptional speed performance. The use of PMOS field-effect transistors in the input stage results in common-mode input-voltage capability down to 0.5 volt below the negative-supply terminal, an important attribute in single-supply applications.

A complementary-symmetry MOS (COS/MOS) transistorpair, capable of swinging the output voltage to within 10 millivolts of either supply-voltage terminal (at very high values of load impedance), is employed as the output circuit.

The CA3260-series circuits operate at supply voltages ranging from 4 to 16 volts, or $\pm 2$ to $\pm 8$ volts when using split supplies.

The CA3260 series is supplied in standard 8-lead TO-5style packages ( $T$ suffix) and 8 -lead dual-in-line formedlead TO-5 style "DIL-CAN" packages (S suffix). The CA3260 is available in chip form ( H suffix).

The CA3260A and CA3260 are also available in the 8-lead dual-in-line plastic package (Mini-DIP E suffix). All types operate over the full military-temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The CA3260B is intended for applications requiring premium-grade specifications. The CA3260A offers superior input characteristics over those of the CA3260.

- Low VIO: 2 mV max. (CA3260B) Wide BW: 4 MHz typ. (unity-gain crossover) High SR: $10 \mathrm{~V} / \mu \mathrm{s}$ typ. (unity-gain follower) High output current (IO): 20 mA typ.
- High $A_{O L}: 320,000$ (110 dB) typ.
- Internal phase compensation for unity gain.
- Same pin-out as CA1458, CA1558


## APPLICATIONS:

- Ground-referenced single-supply amplifiers
- Fast sample-hold amplifiers
- Long-duration timers/monostables
- Ideal interface with digital COS/MOS
- High-input-impedance wideband amplifiers
- Voltage followers (e.g., follower for single-supply D/A converter)
- Voltage regulators (permits control of output voltage down to zero volts)
- Wien-Bridge oscillators
- Voltage-controlled oscillators
- Photo-diode sensor amplifiers


## CA3260, CA3260A, CA3260B Types

ELECTRICAL CHARACTERISTICS for Each Ampilifer at $\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$, $\mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=\mathbf{0} \mathrm{V}$ (Uniess otherwise specified)

| CHARACTERISTIC | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3260B (T,S) |  |  | CA3260A (T,S,E) |  |  | CA3260 (T,S,E) |  |  |  |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage, $\left\|\mathrm{V}_{\mathrm{IO}}\right\|, \mathrm{V}^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 0.8 | 2 | - | 2 | 5 | - | 6 | 15 | mV |
| Input Offset Current, MOU, $\mathrm{V}^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 0.5 | 10 | - | 0.5 | 20 | - | 0.5 | 30 | pA |
| Input Current, II $\mathrm{V}^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 5 | 20 | - | 5 | 30 | - | 5 | 50 | pA |
| $\begin{aligned} & \text { Large-Signal Voltage } \\ & \text { Gain, } \mathrm{A}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{O}}=10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 100 k | 320 k | - | 50 k | 320 k | - | 50 k | 320 k | - | V/V |
|  | 100 | 110 | - | 94 | 110 | - | 94 | 110 | - | dB |
| Common-Mode <br> Rejection Ratio, CMRR | 86 | 100 | - | 80 | 95 | - | 70 | 90 | - | dB |
| Common-Mode Input Voltage Range, VICR | 0 | 0.5 to 12 | 10 | 0 | $\begin{gathered} 0.5 \\ \text { to } \\ 12 \\ \hline \end{gathered}$ | 10 | 0 | $\begin{gathered} 0.5 \\ \text { to } \\ 12 \\ \hline \end{gathered}$ | 10 | V |
| Power-Supply Rejection Ratio, $\Delta \mathrm{V}_{\mathrm{IO}} / \Delta \mathrm{V}^{ \pm}$ $\mathrm{V}^{ \pm}= \pm 7.5 \mathrm{~V}$ | - | 32 | 100 | - | 32 | 150 | - | 32 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
| Maximum Output <br> Voltage: <br> At $R_{\mathrm{L}}=10 \mathrm{k} \Omega$ $\frac{\mathrm{V}_{\mathrm{OM}}}{\mathrm{V}_{\mathrm{OM}}}$ <br> At $\mathrm{R}_{\mathrm{L}}=\infty$ $\frac{\mathrm{V}_{\mathrm{OM}}}{\mathrm{V}_{\mathrm{O}}}$ <br> Maximum Output  |  |  |  |  |  |  |  |  |  | V |
|  | 11 | 13.3 | - | 11 | 13.3 | - | 11 | 13.3 | - |  |
|  | - | 0.002 | 0.01 | - | 0.002 | 0.01 | - | 0.002 | 0.01 |  |
|  | 14.99 | 15 | - | 14.99 | 15 | - | 14.99 | 15 | - |  |
|  | - | 0 | 0.01 | - | 0 | 0.01 | - | 0 | 0.01 |  |
| $\begin{aligned} & \hline \text { Maximum Output } \\ & \text { Current, } \\ & \mathrm{I}^{+} \mathrm{OM}^{+}(\text {Source }) @ \\ & \mathrm{~V}_{\mathrm{O}}=7.5 \mathrm{~V} \\ & \hline \end{aligned}$ | 12 | 22 | 45 | 12 | 22 | 45 | 12 | 22 | 45 | mA |
| $\begin{aligned} & \text { lom (Sink) @ } \\ & \mathrm{V}_{\mathrm{O}}=7.5 \mathrm{v} \\ & \hline \end{aligned}$ | 12 | 20 | 45 | 12 | 20 | 45 | 12 | 20 | 45 |  |
| ```Total Supply Current, I+ RL=\infty VO (Ampli.B)=7.5 V``` | - | 9 | 15.5 | - | 9 | 15.5 | - | 9 | 15.5 | mA |
| $\mathrm{V}_{\mathrm{O}}$ (Ampli.A) $=\mathrm{V}_{\mathrm{O}}$ <br> (Ampli.B) $=0 \mathrm{~V}$ | - | 1.2 | 3 | - | 1.2 | 3 | - | 1.2 | 3 |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{O}}(\text { Ampli. } \mathrm{A})=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}(\text { Ampli.B) })=7.5 \mathrm{~V} \end{aligned}$ | - | 5 | 8.5 | - | 5 | 8.5 | - | 5 | 8.5 |  |
| Input Offset Voltage Temp.Drift, $\Delta \mathrm{V}_{1 \mathrm{O}} / \Delta \mathrm{T}$ | - | 5 | - | - | 6 | - | - | 8 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Crosstalk f=1 kHz | - | 120 | - | - | 120 | - | - | 120 | - | dB |

## CA3260, CA3260A, CA3260B Types

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY VOLTAGE
(Between $\mathrm{V}^{+}$and $\mathrm{V}^{-}$Terminals).......... 16 V
DIFFERENTIAL-MODE
INPUT VOLTAGE. $\qquad$
COMMON-MODE DC
INPUT VOLTAGE $\ldots . .\left(\mathrm{V}^{+}+8 \mathrm{~V}\right)$ to $\left(\mathrm{V}^{-}-0.5 \mathrm{~V}\right)$
INPUT-TERMINAL CURRENT ............. 1 mA
DEVICE DISSIPATION:
WITHOUT HEAT SINK -
UP TO $55^{\circ} \mathrm{C}$. $\qquad$ 630 mW
ABOVE $55^{\circ} \mathrm{C} \ldots$ Derate linearly $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

WITH HEAT SINK -
UP TO $90^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . . 1 W
ABOVE $90^{\circ} \mathrm{C} \ldots$ Derate linearly $16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ TEMPERATURE RANGE:
OPERATING (All Types) ...... - -55 to $+125^{\circ} \mathrm{C}$ STORAGE (All Types) . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$ OUTPUT SHORT-CIRCUIT
DURATION* $\qquad$ INDEFINITE
LEAD TEMPERATURE
(DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$.
( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

Short circuit may be applied to ground or to either supply.

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

| CHARACTERISTIC | TEST CONDITIONS | $\begin{gathered} \text { CA3260 } \\ (T, S) \\ \hline \end{gathered}$ | $\begin{aligned} & \text { CA3260 } \\ & (T, S, E) \end{aligned}$ | $\begin{gathered} \text { CA3260 } \\ (\mathrm{T}, \mathrm{~S}, \mathrm{E}) \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}^{+}=+7.5 \mathrm{~V}, \mathrm{~V}^{-=}=-7.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Unless Otherwise Specified) |  |  |  |  |  |
| Input Resistance, $\mathrm{R}_{1}$ |  | 1.5 | 1.5 | 1.5 | $T \Omega$ |
| Input Capacitance, $\mathrm{C}_{1}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 4.3 | 4.3 | 4.3 | pF |
| Unity Gain Crossover Frequency, fT |  | 4 | 4 | 4 | MHz |
| Slew Rate, SR |  | 10 | 10 | 10 | $\mathrm{V} / \mu \mathrm{s}$ |
| Transient Response: Rise Time, $\mathrm{t}_{\mathrm{r}}$ Overshoot | $\begin{aligned} & C_{L}=25 \mathrm{pF} \\ & R_{L}=2 \mathrm{k} \Omega \end{aligned}$ | 0.09 | 0.09 | 0.09 | $\mu \mathrm{S}$ |
| Overshoot | (Voltage | 10 | 10 | 10 | \% |
| Settling Time ( $4 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ Input to $<0.1 \%$ ) | Follower) | 1.8 | 1.8 | 1.8 | $\mu \mathrm{S}$ |
| $\mathrm{V}^{+}=5 \mathrm{~V}, \mathrm{~V}^{-}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Unless Otherwise Specified) |  |  |  |  |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ |  | 1 | 2 | 6 | mV |
| Input Offset Current, IIO |  | 0.1 | 0.1 | 0.1 | pA |
| Input Current, II |  | 2 | 2 | 2 | pA |
| Common-Mode Rejection Ratio, CMRR |  | 80 | 70 | 60 | dB |
| Large-Signal Voltage Gain, AOL | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=4 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \\ & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \end{aligned}$ | $\begin{gathered} 100 \mathrm{k} \\ 100 \end{gathered}$ | $\begin{gathered} 100 \mathrm{k} \\ 100 \end{gathered}$ | $\begin{gathered} 100 \mathrm{k} \\ 100 \end{gathered}$ | $\begin{aligned} & \mathrm{V} / \mathrm{V} \\ & \mathrm{~dB} \end{aligned}$ |
| Common-Mode Input Voltage Range, $\mathrm{V}_{\text {ICR }}$ |  | 0 to 2.5 | 0 to 2.5 | 0 to 2.5 | V |
| Supply Current, ${ }^{+}$ | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=5 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{L}}=\infty \\ \hline \end{gathered}$ | 1 | 1 | 1 |  |
|  | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{L}}=\infty \\ \hline \end{gathered}$ | 1.2 | 1.2 | 1.2 | mA |
| Power Supply Rejection Ratio, $\Delta V_{10} / \Delta V^{+}$ |  | 200 | 200 | 200 | $\mu \mathrm{V} / \mathrm{V}$ |

CA3260, CA3260A, CA3260B Types


Fig. 1-Schematic diagram of CA3260 series.


Dimensions and pad layout for CA 3260 H .

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$ inch).

The layout represents a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

## Linear Integrated Circuits

## CA3260, CA3260A, CA3260B Types



## S and T Suffixes

Pin compatibie with the industry-standard 1458


E Suffix Pin compatibie with the industry-standard 1458

Fig. 2 - Functional diagrams for the CA3260 Series.


## Programmable Power Switch/Amplifier

For Control \& General-Purpose Applications
CA3094T,S,E: For Operation Up to 24 Volts
CA3094AT,S,E: For Operation Up to 36 Volts
CA3094BT,S: For Operation Up to 44 Volts

## Features:

- Designed for single or dual power supply
- Programmable: strobing, gating, squelching, AGC capabilities
- Can deliver 3 watts (avg.) or 10 W (peak) to external load (in switching mode)
- High-power, single-ended class A amplifier will deliver power output of 0.6 watt [1.6 W device dissipation]
- Total harmonic distortion [THD] @ 0.6 W in class $A$ operation 1.4\% typ.
- High current-handling capability 100 mA (avg.), 300 mA (peak)
- Sensitivity controlled by varying bias current
- Output: "sink" or "drive" capability


## Applications:

- Error-signal detector: temperature control with thermistor sensor; speed control for shunt wound dc motor
- Over-current, over-voltage, overtemperature protectors
- Dual-tracking power supply with RCA-CA3085
- Wide-frequency-range oscillator
- Analog timer
- Level detector
- Alarm systems
- Voltage follower
- Ramp-voltage generator
- High-power comparator
- Ground-fault interrupter [GFI] circuits

The CA3094 is a differential-input power-control switch/ amplifier with auxiliary circuit features for ease of programmability. For example, an error or unbalance signal can be amplified by the CA3094 to provide an on-off signal or proportional-control output signal up to 100 mA . This signal is sufficient to directly drive high-current thyristors, relays, dc loads, or power transitors. The CA3094 has the generic characteristics of the RCA-CA3080 operational amplifier directly coupled to an integral Darlington power transistor capable of sinking or driving currents up to 100 mA . The gain of the differential input stage is proportional to the amplifier bias current ( $l_{A B C}$ ), permitting programmable variation of the integrated circuit sensitivity with either digital and/or analog programming signals. For example, at an $\mathrm{I}_{\mathrm{ABC}}$ of $100 \mu \mathrm{~A}$, a one-millivolt change at the input will change the output from 0 to 100 mA (typical).
The CA3094 is intended for operation up to 24 volts and is especially useful for timing circuits, in automotive equipment, and in other applications where operation up to 24 volts is a primary design requirement (see Figs. 28, 29 and 30 in Applications Section). The CA3094A and CA3094B are like the CA3094 but are intended for operation up to 36 and 44 volts, respectively (single or dual supply).
These types are available in 8-lead TO-5 style packages with standard leads (" $T$ " suffix) and with dual-in-line
formed leads "DIL-CAN" ("S" suffix). Type CA3094 is also available in an 8-lead dual-in-line plastic package "MINIDIP" ("E" suffix), and in chip form ("H" suffix).


Fig. 1 - Schematic diagram of CA3094.

## Linear Integrated Circuits

## CA3094, CA3094A, CA3094B Types

MAXIMUM RATINGS, Absolute-Maximum Values


## FUNCTIONAL DIAGRAMS



NOTE PIN 4 IS CONNECTED TO CASE
top view
TO-5 Style Package


Plastic Package

## TYPICAL CHARACTERISTICS CURVES



Fig. 2 - Input offset voltage vs. amplifier bias current (/ABC, terminal No.5).


Fig. 3 - Input offset current vs. amplifier bias current (/ABC, terminal No.5).

## CA3094, CA3094A, CA3094B Types

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$ For Equipment Design

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Single Supply $\mathrm{V}^{+}=\mathbf{3 0} \mathrm{V}$ <br> Dual Supply $\mathrm{V}^{+}=15 \mathrm{~V}$, $\begin{aligned} V- & =15 \mathrm{~V} \\ \text { IABC } & =100 \mu \mathrm{~A} \end{aligned}$ <br> Unless Otherwise Specified | Min. | Typ. | Max. |  |
| INPUT PARAMETERS |  |  |  |  |  |
| Input Offset Voltage V10 | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ | - | $0.4$ | $\begin{aligned} & 5 \\ & 7 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Input-Offset-Voltage Change $\left\|\Delta \mathrm{V}_{10}\right\|$ | Change in $V_{10}$ <br> Between IABC $=100 \mu \mathrm{~A}$ <br> and $I_{A B C}=5 \mu \mathrm{~A}$ | - | 1 | 8 | mV |
| Input Offset Current 110 | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ |  | $0.02$ | $\begin{aligned} & 0.2 \\ & 0.3 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| Input Bias Current II | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=0 \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ | - | $0.2$ | $\begin{aligned} & 0.50 \\ & 0.70 \end{aligned}$ | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| Device Dissipation $\quad \mathrm{PD}$ | lout $=0$ | 8 | 10 | 12 | mW |
| Common-Mode Rejection Ratio CMRR |  | 70 | 110 | - | dB |
| Common-Mode InputVoltage Range | $\mathrm{V}^{+}=30 \mathrm{~V} \frac{\text { High }}{\text { Low }}$ | 27 | 28.8 | - | V |
|  |  | 1.0 | 0.5 | - | V |
|  | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V} \\ & \mathrm{~V}=15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & +12 \\ & -14 \\ & \hline \end{aligned}$ | $\begin{array}{r} +13.8 \\ -14.5 \\ \hline \end{array}$ |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Unity Gain-Bandwidth | $\begin{aligned} & \mathrm{I} \mathrm{C}=7.5 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CE}}=15 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{ABC}}=500 \mu \mathrm{~A} \end{aligned}$ | - | 30 | - | MHz |
| Open-Loop Bandwidth <br> BWOL <br> At $\mathbf{- 3 d B}$ Point | $\begin{aligned} & I_{C}=7.5 \mathrm{~mA} \\ & V_{C E}=15 \mathrm{~V} \\ & I_{A B C}=500 \mu \mathrm{~A} \end{aligned}$ | - | 4 | - | kHz |
| $\begin{array}{c}\text { Total Harmonic Distortion } \\ \text { (Class A Operation) }\end{array}$ THD | $\begin{aligned} & \mathrm{PD}_{\mathrm{D}}=220 \mathrm{~mW} \\ & \mathrm{PD}_{\mathrm{D}}=600 \mathrm{~mW} \end{aligned}$ | - | $\begin{gathered} 0.4 \\ 1.4 \end{gathered}$ |  | \% |
| Amplifier Bias Voltage $\quad V_{\text {ABC }}$ <br> (Terminal (No. 5 to Terminal No.4) | ! | - | 0.68 | - | V |
| Input Offset Voltage $\quad \Delta V_{10} / \Delta T$ <br> Temperature Coefficient |  | - | 4 | - | $\mu \mathrm{V} / \mathrm{OC}$ |
| Power-Supply Rejection $\Delta V_{10} / \Delta \mathrm{V}$ |  | - | 15 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| 1/F Noise Voltage EN | $\begin{aligned} & f=10 \mathrm{~Hz} \\ & \text { } \mathrm{ABC}=50 \mu \mathrm{~A} \end{aligned}$ | - | 18 | - | $\eta \mathrm{V} / \sqrt{\mathrm{Hz}}$ |
| 1/F Noise Current IN | $\begin{aligned} & f=10 \mathrm{~Hz} \\ & \mathrm{IABC}^{2}=50 \mu \mathrm{~A} \end{aligned}$ | - | 1.8 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Differential Input Resistance $\quad \mathrm{R}_{1}$ | ${ }^{1} \mathrm{ABC}=20 \mu \mathrm{~A}$ | 0.50 | 1 | - | $\mathrm{M} \Omega$ |
| Differential Input Capacitance $\mathrm{Cl}_{\mathbf{l}}$ | $\begin{aligned} & f=1 \mathrm{MHz} \\ & \mathrm{~V}^{+}=30 \mathrm{~V} \end{aligned}$ | - | 2.6 | - | pF |

Linear Integrated Circuits

## CA3094, CA3094A, CA3094B Types

## ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$ For Equipment Design

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Single Supply $\mathrm{V}^{+}=30 \mathrm{~V}$ <br> Dual Supply $\mathrm{V}^{+}=15 \mathrm{~V}$, $\begin{aligned} V- & =15 \mathrm{~V} \\ I_{A B C} & =100 \mu \mathrm{~A} \end{aligned}$ <br> Unless Otherwise Specified | Min. | Typ. | Max. |  |
| OUTPUT PARAMETERS (Differential Input Voltage $=1 \mathrm{~V}$ ) |  |  |  |  |  |
| Peak Output Voltage: <br> (Terminal No. 6) With 013 "ON" $\mathrm{V}^{+} \mathrm{OM}$ <br> With Q13 "OFF" V-OM | $\begin{aligned} & \mathrm{V}^{+}=30 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to ground } \end{aligned}$ | 26 | $\begin{array}{r} 27 \\ 0.01 \\ \hline \end{array}$ | ${ }_{0}{ }^{-}$ |  |
| Peak Output Voltage:  <br> (Terminal No. 6)  <br> Positive $\mathrm{V}+\mathrm{OM}$ <br> Negative $\mathrm{V}-\mathrm{OM}$ | $\begin{aligned} & \mathrm{V}^{+}=+15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to }-15 \mathrm{~V} \end{aligned}$ | +11 | $\begin{gathered} +12 \\ -14.99 \end{gathered}$ | $\begin{gathered} \hline 0.5 \\ - \\ -14.95 \end{gathered}$ |  |
| Peak Output Voltage:  <br> (Terminal No. 8)  <br> With Q13 "ON" $\mathrm{V}+\mathrm{OM}$ <br> With Q13 "OFF" V -OM | $\begin{aligned} & \mathrm{V}^{+}=30 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to } 30 \mathrm{~V} \end{aligned}$ | 29.95 | 29.99 0.040 | - - | v |
| Peak Output Voltage:  <br> (Terminal No. 8)  <br> Positive $\mathrm{V}^{+} \mathrm{OM}$ <br> Negative $\mathrm{V}-\mathrm{OM}$ | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \text { to }+15 \mathrm{~V} \end{aligned}$ | +14.95 | $\begin{array}{r} +14.99 \\ 14.96 \\ \hline \end{array}$ | - | v |
| Collector-to-Emitter <br> Saturation Voltage <br> (Terminal No. 8) $V_{C E(s a t)}$ | $\mathrm{V}^{+}=30 \mathrm{~V}$ $\mathrm{I} \mathrm{C}=50 \mathrm{~mA}$ Terminal No. 6 grounded | - | 0.17 | 0.80 | V |
| Output Leakage Current (Terminal No. 6 to Terminal No. 4) | $\mathrm{V}^{+}=30 \mathrm{~V}$ | - | 2 | 10 | $\mu \mathrm{A}$ |
| Composite Small-Signal <br> Current Transfer Ratio (Beta) <br> ( $\mathrm{Q}_{12}$ and $\mathrm{Q}_{13}$ ) <br> $h_{f e}$ | $\begin{aligned} & \hline \mathrm{V}^{+}=30 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CE}}=5 \mathrm{~V} \\ & \mathrm{C}=50 \mathrm{~mA} \\ & \hline \end{aligned}$ | 16,000 | 100,000 | - |  |
| $\begin{array}{ll}\text { Output Capacitance: } & \\ \text { Terminal No. } 6 & \text { CO } \\ \text { Terminal No. } 8 & \end{array}$ | $\mathrm{f}=1 \mathrm{MHz}$ <br> All Remaining Terminals Tied to Terminal No. 4 | - | $\begin{gathered} 5.5 \\ 17 \end{gathered}$ | - | $\begin{aligned} & \mathrm{pF} \\ & \mathrm{pF} \end{aligned}$ |
| TRANSFER PARAMETERS |  |  |  |  |  |
| Voltage Gain A | $\begin{aligned} & V^{+}=30 \mathrm{~V} \\ & I^{\prime} A B C=100 \mu \mathrm{~A} \\ & \Delta V_{\text {Out }}=20 \mathrm{~V} \\ & R_{L}=2 \mathrm{kS} \Omega \end{aligned}$ | $\begin{gathered} 20,000 \\ 86 \end{gathered}$ | $\begin{gathered} 100,000 \\ 100 \end{gathered}$ |  | $\begin{gathered} V / V \\ \text { dB } \end{gathered}$ |
| Forward Transconductance <br> To Terminal No. $1 \quad g_{m}$ |  | 1650 | 2200 | 2750 | umhos |
| Slew Rate: Open Loop: Positive Slope Negative Slope | $\begin{aligned} & I_{A B C}=500 \mu \mathrm{~A} \\ & R_{L}=2 \mathrm{k} \Omega \end{aligned}$ | - | $\begin{aligned} & 500 \\ & 50 \\ & \hline \end{aligned}$ | - | $\mathrm{V} / \mu \mathrm{s}$ $\mathrm{V} / \mu \mathrm{s}$ |
| Unity Gain (Non-Inverting, Compensated) | $\begin{aligned} & I_{A B C}=500 \mu \mathrm{~A} \\ & R_{L}=2 \mathrm{k} \Omega \end{aligned}$ | - | 0.7 | - | $\mathrm{V} / \mu \mathrm{s}$ |

TYPICAL CHARACTERISTICS CURVES (Cont'd)


Fig. 4 - Input bias current vs. amplifier bias current ( ${ }^{A B C}$, terminal No.5).


Fig. 6 - Amplifier supply current vs. amplifier bias current (IABC, terminal No.5).


Fig. $8-I /$ F Noise voltage vs. frequency.


Fig. 10 - Collector-emitter saturation voltage vs. collector current of output transistor $Q_{13}$.


Fig. 5 - Device dissipation vs. amplifier bias current ( ${ }_{A B C}$, terminal No.5).


Fig. 7 - Common mode input voltage vs. amplifier bias current (/ABC, terminal No.5).


Fig. 9 - I/F Noise current vs. frequency.


Fig. 11 - Composite dc beta vs. collector current of Darlington-connected output transistors $\left(Q_{12}, Q_{13}\right)$.

## Linear Integrated Circuits

## CA3094, CA3094A, CA3094B Types



92 CS 20392
Fig. 12 - Open-loop voltage gain vs. frequency.


Fig. 14 - Slew rate vs amplifier bias current.


Fig. 13 - Forward transconductance vs amplifier bias current.


Fig. 15 - Slew rate vs closed-loop voltage gain.


Fig. 16 - Phase compensation capacitance and resistance vs closed-loop voltage gain.

## OPERATING CONSIDERATIONS

The 'Sink" Output (terminal No.8) and the "Drive" Output (terminal No.6) of the CA3094 are not inherently current (or power) limited. Therefore, if a load is connected between terminal No. 6 and terminal No. 4 ( $\mathrm{V}^{-}$or ground), it is important to connect a current-limiting resistor between terminal 8 and terminal No. $7\left(\mathrm{~V}^{+}\right)$to protect transistor $\mathrm{O}_{13}$ under shorted load conditions. Similarly, if a load is connected between terminal No. 8 and terminal No.7, the currentlimiting resistor should be connected between terminal No. 6 and terminal No. 4 or ground. In circuit applications where the emitter of the output transistor is not connected to the most negative potential in the system, it is recommended that a $100-$ ohm current-limiting resistor be inserted between terminal No. 7 and the $\mathrm{V}^{+}$supply.

## TEST CIRCUITS

I/F Noise Measurement Circuit
When using the CA3094, A, or B audio amplifier circuits, it is frequently necessary to consider the noise performance of the device. Noise measurements are made in the circuit shown in Fig.21. This circuit is a $30-\mathrm{dB}$, non-inverting amplifier with emitterfollower output and phase compensation from terminal No. 2 to ground. Source resistors (Rs) are set to $0 . \Omega$ or $1 \mathrm{M} \Omega$ for $E$ noise and I noise measurements, respectively. These measurements are made at frequencies of $10, \mathrm{~Hz}, 100 \mathrm{~Hz}$, and 1 kHz with a $1-\mathrm{Hz}$ measurement bandwidth. Typical values for $1 / \mathrm{f}$ noise at 10 Hz and $50 \mu \mathrm{~A}$ $I_{A B C}$ are $E_{n}=18 \mathrm{nV} / \sqrt{\mathrm{HZ}}$ and $I_{N}=1.8$ $\mathrm{pA} / \sqrt{\mathrm{HZ}}$


Fig. 17 - Input offset voltage and power-supply rejection test circuit.


Fig. 18 - Input offset current test circuit.


92cs-20399
Fig. 20 - Common-mode range and rejection ratio test circuit.


Fig. 22 - Open-loop gain vs frequency test circuit.


Fig. 24 - Slew rate vs. non-inverting unity gain test circuit.

## Linear Integrated Circuits

## CA3094, CA3094A, CA3094B Types

## TEST CIRCUITS (Cont'd)



Fig. 25 - Phase compensation test circuit.

## TYPICAL APPLICATIONS

For Additional Application Information, refer to Application Note ICAN-6048 "Some Applications of a Programmable Power/ Switch Amplifier IC".

## Design Considerations

The selection of the optimum amplifier bias current ( $\mathrm{A} A \mathrm{C}$ ) depends on -

1. The Desired Sensitivity - the higher the ${ }^{\prime} A B C$, the higher the sensitivity -- i.e., a greater-drive current capability at the output for a specific voltage change at the input.


WHERE $\frac{E_{\text {OUT }}}{E_{\text {IN }}}=f\left(\frac{z_{2}}{z_{1}}\right)$ DEPENDS ON THE CHARACTERISTICS OF $Z_{1}$ ANO $Z_{2}$
(a)


Fig. 26 - Presettable analog timer.
2. Required Input Resistance - the lower the I $A B C$, the higher the input resistance. If the desired sensitivity and requred input resistance are not known and are to be experimentally determined, or the anticipated equipment design is sufficiently flexible to tolerate a wide range of these parameters, it is recommended that the equipment designer begin his calculations with an I ABC of 100 $\mu \mathrm{A}$, since the CA3094 is characterized at this value of amplifier bias current.
The CA3094 is extremely versatile and can be used in a wide variety of applications.

N A NON-INVERTING MODE
AS A FOLLOWER


WHERE EOUT $=E_{\text {IN }}$
*in single -ended output operation, the ca3094 MAY REQUIRE A PULL UP OR PULL DOW'N RESISTOR

Fig. 27 - Application of the CA3094: (a) as an inverting op-amp, and
(b) in a non-inverting mode, as a follower


Problem: To calculate the maximum value of R required to switch a $100-\mathrm{mA}$ output current comparator
Given:

$$
I_{A B C}=5 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{ABC}}=3.6 \mathrm{M} \Omega \approx \frac{18 \mathrm{~V}}{5 \mu \mathrm{~A}}
$$

$I_{1}=500 n A @ I_{A B C}=100 \mu \mathrm{~A}$ (from Fig.4)
$I_{1}=5 \mu \mathrm{~A}$ can be determined by drawing a line on
Fig. 4 through $I_{A B C}=100 \mu \mathrm{~A}$ and $\mathrm{I}_{\mathrm{B}}=500 \mathrm{nA}$
parallel to the typical $T_{A}=25^{\circ} \mathrm{C}$ curve.
Then: $\quad I_{1}=33 \mathrm{nA} @ I_{\mathrm{ABC}}=5 \mu \mathrm{~A}$
$R_{\text {max }}=\frac{18-12 \text { volts }}{33 \mathrm{nA}}=180 \mathrm{M} \Omega @ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

$$
R_{\max }=180 \mathrm{M} \Omega \times 2 / 3^{*}=120 \mathrm{M} \Omega @
$$

$$
\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}
$$

*Ratio of ! at $T_{A}=+25^{\circ} \mathrm{C}$ to ! at $T_{A}=-55^{\circ} \mathrm{C}$ for any given value of $I_{A B C}$.
Fig. $28-$ RC timer.

## CA3094, CA3094A, CA3094B Types

## TYPICAL APPLICATIONS (Cont'd)



On a negative going transient at input (A), a negative pulse at C will turn "on" the CA3094. and the output ( E ) will go from a low to a high level.


At the end of the time constant determined by $\mathrm{C}_{1}$, $R_{1}, R_{2}, R_{3}$, the CA3094 will return to the "off". state and the output will be pulled low by R LOAD. This condition will be independent of the interval when input $A$, eturns to a high level.

Fig. 29 - RC timer triggered by external negative pulse.


Fig. 30 - Free-running pu/se generator.


Fig. 32 - Single-supply astable multivibrator.


Fig. 31 - Current or voltage-controlled oscillator.


Fig. 33 - Dual-supply astable multivibrator.

## Linear Integrated Circuits

## CA3094, CA3094A, CA3094B Types

## I Y rICAL APPLICATIONS (Cont'd)



Fig. 34 - Comparators (threshold detectors) -dual and single-supply types.


Fig. 35 - Temperature controller.


Fig. 36 - Dual-voltage tracking regulator.


Fig. 37 - Ground fault interrupter (GFI) and waveform pertinent to ground fault detector.


Power Output ( $8 \Omega$ load, Tone Control set at "Flat")


Continuous (at $0.2 \%$ IMD. $60 \mathrm{~Hz} \& 2 \mathrm{kHz}$ mixed in a 41 ratio. unregulated supply) See Fig-8 In ICAN 6048
Total Harmonic Distoration
At 1 W . unregulated supply
At 12 W , unregulated supply
Hum and Nosse (Below continuous Power Output)
Input Resistance
83
250
250
dB
See fig 9 in ICAN 6048
Fig. 38 - 12-watt amplifier circuit featuring true complementary-symmetry output stage with CA3094 in driver stage.

## Linear Integrated Circuits

## CA3060, CA3060A Types



## Operational Transconductance Amplifier Arrays

## Features:

- Low power consumption - as low as $100 \mu \mathrm{~W}$ per amplifier
- Independent biasing for each amplifier
- High forward transconductance
- Programmable range of input characteristics
- Low input bias and input offset current
- High input and output impedance
- No effect on device under output short-circuit conditions
- Zener diode bias regulator


## Applications:

- For low power conventional operational amplifier applications
- Active filters
- Comparators
- Gyrators
- Mixers
- Modulators
- Multiplexers
- Multipliers
- Strobing and gating functions
- Sample and hold functions

RCA-CA3060AD, CA3060BD, CA3060D, and CA3060E. monolithic integrated circuits, are arrays of three independent Operational Transconductance Amplifiers. This type of amplifier is a new circuit concept that has the generic characteristics of an operational voltage amplifier with the exception that the forward gain characteristic is best described by transconductance rather than voltage gain (open-loop voltage gain is the product of the transconductance and the load resistance, $g_{m} R_{L}$ ). When operated into a suitable load resistor and with provisions for feedback, these amplifiers are well suited for a wide variety of operational-amplifier and related applications. In addition, the extremely high output impedance makes these types particularly well suited for service in active filters.
The three amplifiers in the CA3060 family are identical push-pull Class A types which can be independently biased to achieve a wide range of characteristics for specific application. The electrical characteristics of each amplifier are a function of the amplifier bias current ( $\left.\right|_{\mathrm{ABC}}$ ). This feature offers the system designer maximum flexibility with regard to output current capability, power consumption, slew rate,
input resistance, input bias current, and input offset current. The linear variation of the parameters with respect to bias and the ability to maintain a constant dc level between input and output of each amplifier also makes the CA3060 suitable for a variety of non-linear applications such as mixers, multipliers, and modulators.
In addition; the types in the CA3060 family incorporate a unique Zener diode regulator system that permits current regulation below supply voltages normally associated with such systems.

> Generic applications of the OTA are described in ICAN6668, Applications of the CA3080 and CA3080A HighPerformance Operational Transconductance Amplifiers.

The CA3060AD, CA3060BD, nd CA3060D are supplied in a hermetic 16-lead dual-in-line ceramic package which can be operated over the full military temperature range, $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The CA3060E is supplied in a 16 -lead dual-inline plastic package and is operational from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.


Fig. 1 - Functional block diagram for each type in the CA3060 family.

## Operational Amplifiers CA3060, CA3060A Types

MAXIMUM RATINGS, Absolute Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

| DC Supply Voltage (between $\mathrm{V}^{+}$and $\mathrm{V}^{-}$terminals) : |  |
| :---: | :---: |
| CA3060AD, CA3060BD, CA3060E | 36 V ( $\pm 18 \mathrm{~V})$ |
| CA3060D | . $14 \mathrm{~V}( \pm 7 \mathrm{~V})$ |
| Differential Input Voltage (each amplifier) : |  |
| CA3060AD, CA3060BD, CA3060E | $\pm 5 \mathrm{~V}$ |
| CA3060D | ${ }_{+} 5 \mathrm{~V}$ |
| DC Input Voltage |  |
| Input Signal Current (each amplifier of each type) : | $\pm 1 \mathrm{~mA}$ |
| Amplifier Bias Current (each amplifier of each type) | 2 mA |
| Bias Regulator Input Current | -5 mA |
| Output Short-Circuit Duration* | No limitation |

Device Dissipation:
Total Package of each type up to $T_{A}=75^{\circ} \mathrm{C} \ldots \ldots . \ldots .490 \mathrm{~mW}$
Above $\mathrm{T}_{A}=75^{\circ} \mathrm{C} \ldots \ldots . .$. Derate linearly $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Temperature Range:
Operating -
CA3060AD, CA3060BD, CA3060D . . . . . . . . . . . . . 55 to $+125^{\circ} \mathrm{C}$
CA3060E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 to $+85^{\circ} \mathrm{C}$
Storage -
CA3060AD, CA3060BD, CA3060D,
CA3060E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to $+150^{\circ} \mathrm{C}$
Lead Temperature (During Soldering):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. $(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 s max . . . . . . . . . . . . . . . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
*Short circuit may be applied to ground or to either supply.

$\Delta$ INVERTING INPUT OF AMPLIFIERS 1,2 , AND 3 IS ON TERMINAL Nos. 13, 12 AND 4, RESPECTIVELY
O NON-INVERT!NG INPUT OF AMPLIFIERS 1, 2, AND 3 is TERMINAL Nos. 14, 11, AND 5, RESPECTIVELY

* OUTPUT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 16, 9, AND 7, RESPECTIVELY
- AMPLIFIER BIAS CURRENT OF AMPLIFIERS 1, 2, AND 3 IS ON TERMINAL Nos. 15, 10, AND 6, RESPECTIVELY

NOTE: A complete schematic diagram of the OTA is shown on Page 6 .
Fig.2-Simplified schematic diagram showing bias regulator and one operational transconductance amplifier for each type of the CA3060 family.


Fig.3-Input offset voltage vs. amplifier bias current.


Fig.4-Input offset current vs. amplifier hias current.

## Linear Integrated Circuits

## CA3060, CA3060A Types

ELECTRICAL CHARACTERISTICS (CA3060D)
For each amplifier at $\mathrm{T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}, \mathrm{V}^{+}=6 \mathrm{~V}, \mathrm{~V}=.6 \mathrm{~V}$

| CHARACTERISTIC | SYMBOL | TYPICAL CHARACTERISTICS CURVES Fig. | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Amplifier Bias Current |  |  |  |  |  |  |  |  |  |
|  |  |  | IABC $=1 \mu \mathrm{~A}$ |  |  | ${ }^{\prime} A B C=10 \mu A$ |  |  | $\_{A B C}=100 \mu \mathrm{~A}$ |  |  |  |
|  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $v_{10}$ | 3 | - | 1 | 5 | - | 1 | 5 | - | 1 | 5 | mV |
| Input Offset Currant | 10 | 4 | - | 3 | 14 | - | 30 | 100 | - | 250 | 1000 | nA |
| Input Bias Current | $1{ }_{18}$ | $5 \mathrm{a}, \mathrm{b}$ | - | 33 | 70 | - | 300 | 550 | - | 2500 | 5000 | nA |
| Peak Output Current | 1 OM | $6 \mathrm{a}, \mathrm{b}$ | 1.3 | 2.3 | - | 15 | 26 | - | 150 | 240 | - | $\mu \mathrm{A}$ |
| Peak Output Voltage: Positive | $\mathrm{VOM}^{+}$ | 7 | 46 | 5 | - | 4.5 | 4.8 | - | 4.5 | 4.7 | - | $v$ |
| Negative | $\mathrm{v}_{\text {OM }}{ }^{-}$ |  | 5.8 | 5.95 | - | 5.8 | 5.95 | - | 5.7 | 5.9 | - |  |
| Amplifier Supply Current (each amplifier) | ${ }^{\prime} \mathrm{A}$ | $8 \mathrm{a}, \mathrm{b}$ | - | 8.5 | 14 | - | 85 | 120 | - | 850 | 1200 | $\mu \mathrm{A}$ |
| Power Consumption (each amplifier) | P | - | - | 0.10 | 0.17 | - | 1 | 1.45 | - | 10 | 14.5 | mw |
| Input Offset-Voltage Sensitivity*. <br> Positive | $\Delta v_{10} / \Delta v^{+}$ | - | - | 1.5 | 120 | - | 2 | 120 | - | 2 | 120 | $\mu \mathrm{V} / \mathrm{v}$ |
| Negative | $\Delta v_{10} / \Delta v^{-}$ |  | - | 20 | 120 | - | 20 | 120 | - | 30 | 120 |  |
| Amplifier Bıas Voltage* | $V_{\text {ABC }}$ | 9 | - | 0.54 | -- | - | 0.60 | - | - | 0.66 | - | V |

DYNAMIC CHARACTERISTICS (at 1 kHz unless specified otherwise)

| Forward Transconductance (large signal) | 921 | 10a, b | 0.3 | 1.55 | $\cdots$ | 3 | 18 | - | 30 | 102 | - | mmho |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common-Mode Rejection Ratio | CMRR | $\sim$ | 70 | 110 | - | 70 | 110 | - | 70 | 90 | - | dB |
| Common-Mcde InputVoltage Range | VICR | - | 4.4 to -5.1 min . <br> 4.7 to -5.3 typ. |  |  | 4.3 to -5 min . <br> 4.6 to -5.2 typ. |  |  | 4.3 to -5 min . <br> 4.6 to -5.2 typ. |  |  | v |
| Slew Rate (Test ckt., Fig. 13 | SR |  | - | 01 | - | - | 1 | - | - | 8 | - | $\mathrm{V} / \mathrm{m}_{\mathrm{s}}$ |
| Open-Loop $\left(\mathbf{g}_{21}\right)$ Bandwidth | $\mathrm{BW}_{\mathrm{OL}}$ | 11 | - | 20 | - | - | 45 | - | - | 110 | - | $\mathrm{kHz}_{2}$ |
| Input Impedance Components Resistance | $\mathrm{R}_{1}$ | 12 | 800 | 1600 | - | 90 | 170 | - | 10 | 20 | - | $k \Omega$ |
| Capacitance at $\uparrow \mathrm{MHz}$ | $\mathrm{C}_{1}$ | - | - | 27 | - | $\cdots$ | 2.7 | - | - | 2.7 | - | pF |
| Output Impedance Components: Resistance | $\mathrm{R}_{\mathrm{O}}$ | 14 | - | 200 | - | - | 20 | - | -- | 2 | - | M $\Omega$ |
| Capacitance at 1 MHz | $\mathrm{C}_{\mathrm{O}}$ | - | -- | 4.5 | - | - | 4.5 | -- | - | 4.5 | - | pF |
| ZENER BIAS REGULAT | OR CHA | STICS | $\mathrm{T}_{A}=25^{\circ}$ | C, $\mathrm{I}_{2}$ | 0.1 m |  |  |  |  |  |  |  |
|  |  | 15 | Temp. Coeff $=3 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |  | MIN. | TYP. | MAX. |  |  |  |  |
| Voltage | $v_{z}$ |  |  |  |  | 6.2 | 6.7 | 7.9 |  |  |  | v |
| Impedance | $\mathrm{z}_{\mathrm{Z}}$ | - |  |  |  |  | 200 | 300 |  |  |  | $\Omega$ |

* Temperature-Coefficient; $-2.2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ lat $\mathrm{V}_{\mathrm{ABC}}=0.54 \mathrm{~V}, \mathrm{I}_{\mathrm{ABC}}=$ $1 \mu \mathrm{~A}: \cdot 2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ (at $V_{A B C}=0.060 \mathrm{~V}, \mathrm{I}_{A B C}=10 \mu \mathrm{~A}$ ) : -1.9 $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ (at $\mathrm{V}_{\mathrm{ABC}}=0.66 \mathrm{~V}, \mathrm{I}_{\mathrm{ABC}}=100 \mu \mathrm{~A}$ )
- Conditions for Input Offset Voltage and Supply Sensitivity
(a) Bias current derived from the regulator with an appropriate resistor connected from terminal No. 1 to the bias terminal on the amplifier under test ...
$\mathrm{V}^{+}$is reduced to 5 volts for $\mathrm{V}^{+}$sensitivity
$\mathrm{V}^{-}$is reduced to -5 volts for $\mathrm{V}^{-}$sensitivity
(b) $\mathrm{V}^{+}$sensitivity in $\mu \mathrm{V} / \mathrm{V}=\mathrm{V}$ offset $\cdot$ Voffset for +5 V and -6 V supplie

1 volt
$V$ sensitivity in $\mu \mathrm{V} / \mathrm{V}=\underline{\mathrm{V} \text { offset }- \text { Voffset for }-5 \mathrm{~V} \text { and }+6 \mathrm{~V} \text { supplies } .}$ 1 volt

## ELECTRICAL CHARACTERISTICS (CA3060AD, CA3060BD, CA3060E)

For each amplifier at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-\mathbf{1 5} \mathrm{V}$

| CHARACTERISTIC | SYMBOL | TYPICAL CHARACTERISTICS curve Fig. | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Amplifier Bias Current |  |  |  |  |  |  |  |  |  |
|  |  |  | $I^{\prime} B_{B C}=1 \mu \mathrm{~A}$ |  |  | $I_{\text {ABC }}=10 \mu \mathrm{~A}$ |  |  | $I_{A B C}=100 \mu \mathrm{~A}$ |  |  |  |
|  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
|  |  |  | CA3060BD |  |  |  |  |  | $\begin{aligned} & \text { CA3060AD } \\ & \text { CA3060BD } \\ & \text { CA3060E } \end{aligned}$ |  |  |  |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{10}$ | 3 | - | 1 | 5 | - | 1 | 5 | - | 1 | 5 | mV |
| Input Offset Current | 110 | 4 | - | 3 | 14 | - | 30 | 100 | - | 250 | 1000 | nA |
| Input Bias Current | 118 | $5 \mathrm{a}, \mathrm{b}$ | - | 33 | 70 | - | 300 | 550 | - | 2500 | 5000 | nA |
| Peak Output Current | ${ }^{1} \mathrm{OM}$ | 6a,b | 1.3 | 2.3 |  | 15 | 26 | - | 150 | 240 | - | $\mu \mathrm{A}$ |
| Peak Output Voltage Positive | $\mathrm{VOM}^{+}$ | 7 | 12 | 13.6 | - | 12 | 13.6 | - | 12 | 13.6 | - | $V$ |
| Negative | $\vee_{\text {OM }}$ - |  | 12 | 14.7 | - | 12 | 14.7 | - | 12 | 14.7 | - |  |
| Amplifier Supply Current (each amplifier) | 1 A | 8a, b | - | 8.5 | 14 | - | 85 | 120 | - | 850 | 1200 | $\mu \mathrm{A}$ |
| Power Consumption (each amplifier) | P- | - | - | 026 | 042 | - | 2.6 | 3.6 | - | 26 | 36 | mW |
| Input Offset-Voltage <br> Sensitivity <br> Positive | $\xrightarrow{\Delta v_{10} 0^{\prime} \Delta v^{+}}$ | - | - | 15 | 150 | - | 2 | 150 | $\stackrel{-}{-}$ | 2 | 150 | $\mu \mathrm{V} / \mathrm{v}$ |
| Negative | $\Delta v_{10} / \Delta v$ |  | - | 20 | 150 | - | 20 | 150 | - | 30 | 150 |  |
| Amplifier Bias Voltage * | $V_{\text {ABC }}$ | 9 | - | 054 | - | - | 060 | - | - | 0.66 | - | V |
| DYNAMIC CHARACTERISTICS (at 1 kHz unless specified otherwise) |  |  |  |  |  |  |  |  |  |  |  |  |
| Forward Transconductance (large signal) | 921 | 10a, b | 03 | 155 | - | 3 | 18 | - | 30 | 102 | - | mmho |
| Common-Mode Rejection Ratio | CMRR | - | 70 | 110 | - | 70 | 110 | - | 70 | 90 | - | dB |
| Common-Mode Input Voltage Range | VICR | - | $\begin{aligned} & +12 \text { to }-12 \mathrm{~min} \\ & +13 \text { to } \cdot 14 \mathrm{typ} \end{aligned}$ |  |  | $\begin{aligned} & +12 \text { to } .12 \mathrm{~min} . \\ & +13 \text { to } .14 \mathrm{typ} \end{aligned}$ |  |  | $\begin{aligned} & +12 \text { to }-12 \mathrm{~min} . \\ & +13 \text { to }-14 \text { typ. } \end{aligned}$ |  |  | V |
| Slew Rate (Test ckt . Fig. 13) | SR | - | - | 01 | - | - | 1 | - | - | 8 | - | $v / \mu s$ |
| Open Loop $\lg _{21}$ ) Bandwidth | BWOL | 11 | - | 20 | - | - | 45 | - | - | 110 | - | kHz |
| Input Impedance Components Resistance | $\mathrm{R}_{1}$ | 12 | 800 | 1600 | . | 90 | 170 | - | 10 | 20 | - | $k \Omega$ |
| Capacitance at 1 MHz | $\mathrm{C}_{1}$ | , - | $1-$ | 27 | - | -- | 27 | - | - | 27 | - | pF |
| Output Impedance Components <br> Resistance | $\mathrm{R}_{\mathrm{O}}$ | 14 | - | 200 | - | - | 20 | - | - | 2 | -- | $M \Omega$ |
| Capacitance at 1 MHz | $\mathrm{CO}_{\mathrm{O}}$ | $\square^{-}$ | $\square-1$ | 4.5 | - | - | 4.5 | $\sim$ | - | 4.5 | - | pF |
| ZENER BIAS REGULATOR CHARACTERISTICS (at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{I}_{2}=0.1 \mathrm{~mA}$ ) |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 15 | Temp. Coeff. $=3 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |  | MIN. | TYP. | MAX. |  |  |  |  |
| Voltage | $V_{Z}$ |  |  |  |  | 62 | 67 | 7.9 |  |  |  | $v$ |
| Impedance | $\mathrm{Z}_{2}$ | - |  |  |  |  | 200 | 300 |  |  |  | $\Omega$ |

- Temperature-Coefficient, $-2.2 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ (at $\mathrm{V}_{\mathrm{ABC}}-054 \mathrm{~V} . \mathrm{I}_{\mathrm{ABC}}=$ $1 \mu \mathrm{~A},-2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ lat $\left.V_{A B C}=0.060 \mathrm{~V},{ }^{1} \mathrm{ABC}=10 \mu \mathrm{~A}\right) .19$ $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ lat $\left.V_{A B C}=0.66 \mathrm{~V}, 1_{\mathrm{ABC}}-100 \mu \mathrm{~A}\right)$
- Conditions for Input Offset Voltage and Supply Sensitivity (a) Bias current derived from the regulator with an appropriate resistor connected from terminal No. 1 to the bias terminal on the amplifier under test
$\mathrm{V}^{+}$is reduced to 13 volts for $\mathrm{V}^{+}$sensitivity
$V$ is reduced to -13 volis for $V$ - sensitivity
(b) $\mathrm{V}^{+}$sensitivity in $\mu \mathrm{V} / \mathrm{V}$ - Voffset. Voffset for +13 V and -15 V supplies 1 volt
$V$ sensitivity in $\mu V / V=\frac{V \text { offset } \cdot V \text { offset for }-13 V \text { and }+15 V \text { supplies }}{1 \text { volt }}$


## Linear Integrated Circuits

CA3060, CA3060A Types


Fig.5a-Input bias current vs. amplifier bias current


Fig.6a-Peak output current vs. amplifier bias current.


Fig.7-Peak output voltage vs. amplifier bias current.


Fig.5b-Input bias current vs. ambient temperature.


Fig.6b-Peak output current vs. ambient temperature.


Fig.8a-Amplifier supply current (each amplifier) vs. amplifier bias current.


Fig.8b-Amplifier supply current (each amplifier) vs. ambient temperature.


Fig.10a-Forward transconductance vs. amplifier bias current.


Fig. 11 -Forward transconductance vs. frequency.


Fig.9-Amplifier bias voltage vs. amplifier bias current.


Fig. 10b-Forward transconductance vs. ambient temperature.


Fig. 12-Input resistance vs. amplifier bias current.

## CA3060, CA3060A Types


$V_{Z}$ is measured between terminals 1 and 8 .
$\mathrm{V}_{\mathrm{ABC}}$ is measured between terminals 15 and 8 .
$R_{Z}=\frac{\left[\left(V^{+}\right) \cdot\left(V^{-}\right) \cdot 0.7\right]}{I_{2}}, R_{A B C}=\frac{V_{Z} \cdot V_{A B C}}{I_{A B C}}$
Supply Voltage: for both $\pm 6 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$.

| TYPICAL SLEW RATE TEST CIRCUIT PARAMETERS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\prime}$ ABC | $\begin{aligned} & \text { SLEW } \\ & \text { RATE } \end{aligned}$ | $I_{2}$ | $\mathrm{R}_{\text {ABC }}$ | $\mathbf{R}_{\mathbf{S}}$ | $\mathrm{R}_{\mathrm{F}}$ | $\mathrm{R}_{\mathrm{B}}$ | $\mathrm{Rc}_{\mathbf{C}}$ | $\mathrm{C}_{\mathrm{C}}$ |
| $\mu \mathrm{A}$ | $\mathrm{V} / \mu_{\mathrm{s}}$ | $\mu \mathrm{A}$ | ohms |  |  |  |  | $\mu \mathrm{F}$ |
| 100 | 8 | 200 | 62 k | 100k | 100k | 51k | 100 | 0.02 |
| 10 | 1 | 200 | 620k | 1M | 1M | 510k | 1k | 0.005 |
| 1 | 0.1 | 2 | 6.2M | 10M | 10M | 5.1M | $\infty$ | 0 |

Fig. 13-Slew rate test circuit for amplifier No. 1 of CA3060.


Fig. 14-Output resistance vs. amplifier bias current.


Fig. 15-Bias regulator voltage vs. bias regulator current.

## OPERATING CONSIDERATIONS

The CA3060 consists of three operational amplifiers similar in form and application to conventional operational amplifiers but sufficiently different from the standard operational amplifier (op-amp) to justify some explanation of their characteristics. The amplifiers incorporated in the CA3060 are best described by the term Operational Transconductance Amplifier (OTA). The characteristics of an ideal OTA are similar to those of an ideal op-amp except that the OTA has an extremely high output impedance. Because of this inherent characteristic the output signal is best defined in terms of current which is proportional to the difference between the voltages of the two input terminals. Thus, the transfer characteristic is best described in terms of transcon. ductance rather than voltage gain. Other than the difference given above, the characteristics tabulated on pages 3 and 4 of this data bulletin are similar to those of any typical op-amp.

The OTA circuitry incorporated in the CA3060 (See Fig. 16) provides the equipment designer with a wider variety of
circuit arrangements than does the standard op-amp; because as the curves in the data bulletin indicate, the user may select the optimum circuit conditions for a specific application simply by varying the bias conditions of each amplifier. If low power consumption, low bias, and low offset current, or high input impedance are primary design requirements, then low current operating conditions may be selected. On the other hand, if operation into a moderate load impedance is the primary consideration, then higher levels of bias may be used.

## Bias Considerations for Op-Amp Applications

The operational transconductance amplifiers allow the circuit designer to select and control the operating conditions of the circuit merely by the adjustment of the input bias current ${ }^{\prime} A B C$. This enables the designer to have complete control over transconductance, peak output current and total power consumption independent of supply voltage.


Fig. 16-Complete schematic diagram showing bias regulator and one of the three operational transconductance amplifiers.

In addition, the high output impedance makes these amplifiers ideal for applications where current summing is involved.

The design of a typical operational amplifier circuit (See Fig. 17) would proceed as follows:


Fig.17-20-dB amplifier using the CA3060.
Circuit Requirements
Closed loop voltage gain $=10(20 \mathrm{~dB})$
Offset voltage adjustable to zero
Current drain as low as possible
Supply voltage $= \pm 6 \mathrm{~V}$
Maximum input voltage $= \pm 50 \mathrm{mV}$
Input resistance $=20 \mathrm{k} \Omega$
Load resistance $=20 \mathrm{k} \Omega$
Device: CA3060

## Calculation

1. Required transconductance 921 .

Assume that the open loop gain $\mathrm{A}_{\mathrm{OL}}$ must be at least ten times the closed loop gain. Therefore, the forward transconductance required is given by

$$
\begin{aligned}
g_{21} & =A_{O L} / R_{\mathrm{L}} \\
& =100 / 18 \mathrm{k} \Omega \\
& \cong 5.5 \mathrm{mmho} \\
\left(R_{\mathrm{L}}\right. & =20 \mathrm{k} \Omega \text { in parailei with } 200 \mathrm{k} \Omega \\
& \cong 18 \mathrm{k} \Omega)
\end{aligned}
$$

2. Selection of suitable amplifier bias current.

The amplifier bias current is selected from the minimum value curve of transconductance (Fig. 10a) to assure that the amplifier will provide sufficient gain. For the required $9_{21}$ of 5.5 mmho an amplifier bias current ${ }^{\prime} \mathrm{ABC}$ of $20 \mu \mathrm{~A}$ is suitable.
3. Determination of Output Swing Capability.

For a loop gain of 10 the output swing is $\pm 0.5 \mathrm{~V}$ and the peak load current $25 \mu \mathrm{~A}$. However, the amplifier must also supply the necessary current through the feedback resistor and for $R_{S}=20 \mathrm{k} \Omega$ than $R_{F}=200 \mathrm{k} \Omega$ if $A_{O L}=$ 10. Therefore, the feedback loading $=0.5 / 200 \mathrm{k} \Omega=2.5 \mu \mathrm{~A}$.

The total amplifier current output requirements are, therefore, $\pm 27.5 \mu \mathrm{~A}$. Referring to the data given in Fig. 6a we see that for an amplifier bias current of $20 \mu \mathrm{~A}$ the amplifier output current is $\pm 40 \mu \mathrm{~A}$. This is obviously adequate and it is not necessary to change the amplifier bias current I $A B C$.
4. Calculation of bias resistance.

For minimum supply current drain the amplifier bias current ${ }^{1} A B C$ should be fed directly from the supplies and not from the bias regulator. The value of the resistor $\mathrm{R}_{A B C}$ may be directly calculated using Ohm's law.

## CA3060, CA3060A Types

$$
\begin{aligned}
R_{A B C} & =\frac{v_{S U P}-v_{A B C}}{I_{A B C}} \\
R_{A B C} & =\frac{12 \cdot 0.63}{20 \times 10^{-6}} \\
& =568.5 \mathrm{k} \Omega \text { or } \cong 560 \mathrm{k} \Omega
\end{aligned}
$$

5. Calculation of offset adjustment circuit.

In order to reduce the loading effect of the offset adjustment circuit on the power supply, the offset control should be arranged to provide the necessary offset current. The source resistance of the non-inverting input is made equal to the source resistance of the inverting input.
i.e. $\frac{20 \times 200 \times 10^{6} \text { ohms }}{220 \times 10^{3}} \cong 18 \mathrm{k} \Omega$

Because the maximum offset voltage is 5 mV and an additional increment due to the offset current (Fig. 4) flowing through the source resistance
(i.e. $200 \times 10^{-9} \times 18 \times 10^{3}$ volts), therefore,
the Offset Voltage Range $=5 \mathrm{mV}+3.6 \mathrm{mV}= \pm 8.6 \mathrm{mV}$
The current necessary to provide this offset is

$$
\frac{8.6 \times 10^{-3}}{18 \times 10^{3}} \text { or } 0.48 \mu \mathrm{~A}
$$

With a supply voltage of $\pm 6 \mathrm{~V}$, this current can be provided by a $10 \mathrm{M} \Omega$ resistor. However, the stability of such a resistor is often questionable and a more realistic value of $2.2 \mathrm{M} \Omega$ was used in the final circuit.

## OTHER CONSIDERATIONS

## Capacitance Effects

The CA3060 is designed to operate at such low power levels that high impedance circuits must be employed. In designing such circuits, particularly feedback amplifiers, stray circuit vapacitance must always be considered because of its adverse effect on frequency response and stability. For example a $10-\mathrm{k} \Omega$ load with a stray capacitance of 15 pF has a time constant of 1 MHz . Fig. 18 illustrates how a $10-\mathrm{k} \Omega 15-\mathrm{pF}$ load modifies the frequency characteristic.


Fig. 18-Effect of capacitive loading on trequency response.

Capacitive loading also has an effect on slew rate; because the peak output current is established by the amplifier bias current, I ABC (see Fig. 6a), the maximum slew rate is limited to the maximum rate at which the capacitance can be charged by the IOM. Therefore,

$$
\mathrm{SR}=\mathrm{dV} / \mathrm{dt}=\mathrm{I}_{\mathrm{OM}} / \mathrm{C}_{\mathrm{L}}
$$

where $C_{L}$ is the total load capacitance including strays. This relationship is shown graphically in Fig. 19. When measuring slew rate for this data bulletin, care was taken to keep the total capacitive loading to 13 pF .

## Phase Compensation

In many applications phase compensation will not be required for the amplifiers of the CA3060. When needed, compensation may easily be accomplished by a simple RC network at the input of the amplifier as shown in Fig. 13. The values given in Fig. 13 provide stable operation for the critical unity gain condition, assuming that capacitive loading on the output is 13 pF or less. Input phase compensation is recommended in order to maintain the highest possible slew rate.
In applications such as integrators, two OTAs may be cascaded to improve current gain. Compensation is best accomplished in this case with a shunt capacitor at the output of the first amplifier. The high gain following compensation assures a high slew rate.

## APPLICATIONS

Having determined the operating points of the CA3060 amplifiers, they can now function in the same manner as conventional op-amps, and thus, are well suited for most op-amp applications, including inverting and non-inverting amplifiers, integrators, differentiators, summing amplifiers etc.

## TRI-LEVEL COMPARATOR

Tri-level comparator circuits are an ideal application for the CA3060 since it contains the requisite three amplifiers. A tri-level comparator has three adjustable limits. If either the upper or lower limit is exceeded, the appropriate output is activated until the input signal returns to a selected intermediate limit. Tri-level comparators are particularly suited to many industrial control applications.


Fig. 19-Effect of load capacitance on slew rate.

## Circuit Description

Fig. 20 shows the block diagram of a tri-level comparator using the CA3060. Two of the three amplifiers are used to compare the input signal with the upper-limit and lower-


Fig. 20-Functional block diagram of a tri-level comparator.
limit reference voltages. The third amplifier is used to compare the input signal with a selected value of inter-mediate-limit reference voltage. By appropriate selection or resistance ratios this intermediate-limit may be set to any voltage between the upper-limit and lower-limit values. The output of the upper-limit and lower-limit comparator sets the corresponding upper or lower-limit flip-flop. The activated flip-flop retains its state until the third comparator (inter-mediate-limit) in the CA3060 initiates a reset function, thereby indicating that the signal voltage has returned to the intermediate-limit selected. The flip-flops employ two CA3086 transistor-array IC's, with circuitry to provide separate "SET" and "POSITIVE OUTPUT" terminals.

The circuit diagram of a tri-level comparator appears in Fig. 21. Power is provided for the CA3060 via terminals 3 and 8 by $\pm 6$-volt supplies and the built-in regulator provides amplifier-bias-current ( ${ }_{A B C}$ ) to the three amplifiers via terminal 1. Lower-limit and upper-limit reference voltages are selected by appropriate adjustment of potentiometers R1 and R2, respectively. When resistors R3 and R4 are equal in value (as shown), the intermediate-limit reference voltage is automatically established at a value midway between the lower-limit and upper-limit values. Appropriate variation of resistors R3 and R4 permits selection of other values of intermediate-limit voltages. Input signal ( $\mathrm{E}_{\mathrm{S}}$ ) is applied to the three comparators via terminals 5,12 , and 14 . The "SET" output lines trigger the appropriate flip-flop whenever the input signal reaches a limit value. When the input signal returns to an intermediate-value, the common flip-flop "RESET" line is energized. The loads in the circuits, shown in Fig. 21 are $5-\mathrm{V}, \mathbf{2 5 - m A}$ lamps.

## Active Filters - Using the CA3060 as a Gyrator

The high output impedance of the OTAs makes the CA3060 ideally suited for use as a gyrator in active filter applications. Fig. 22 shows two OTAs of the CA 3060 connected as a gyrator in an active filter circuit. The OTAs in this circuit can make a $3-\mu \mathrm{F}$ capacitor function as a floating 10 -kilohenry inductor across Terminals $A$ and $B$. The measured $Q$ of 13 (at a frequency of 1 Hz ) of this inductor compares favorably with a calculated Q of 16 . The 20 -kilohm to 2 -megohm attenuators in this circuit extend the dynamic range of the OTA by a factor of 100 . The 100 -kilohm potentiometer, across $V+$ and $V$, tunes the inductor by varying the $g_{21}$ of the OTAs, thereby changing the gyration resistance.


Fig.21-Tri-level comparator circuit.


Fig.22-Two operational transconductance amplifiers of the CA3060 connected as a gyrator in an active filter circuit.


Fig. 23-Three-channel multiplexer.

## THREE CHANNEL MULTIPLEXER

Fig. 23 shows a schematic of a three channel multiplexer using a single CA3060 and a 3 N 138 MOS/FET as a buffer and power amplifier.

When the CA3060 is connected as a high-input impedance voltage follower, and strobe "ON," each amplifier is activated and the output swings to the level of the input of that amplifier. The cascade arrangement of each CA3060 amplifier with the MOS/FET provides an open loop voltage gain in excess of 100 dB , thus assuring excellent accuracy in the voltage follower mode with $100 \%$ feedback.

Operation at $\pm 6$ volts is also possible with several minor changes. First, the resistance in series with amplifier bias current ( ${ }^{A B C}$ l terminal of each amplitier should be decreased to maintain $100 \mu \mathrm{~A}$ of strobe-"ON" current at this lower supply voltage. Second, the drain resistance for the MOS/FET should be decreased to maintain the same value of source current. The low cost dual-gate protected MOS/FET, RCA-40841, may be used when operating at the low supply voltage.
The phase compensation network consists of a single $390 \Omega$ resistor and a $1000-\mathrm{pF}$ capacitor, located at the interface of the CA3060 output and the MOS/FET gate. The bandwidth of the system is 1.5 MHz and the slew rate is $0.3 \mathrm{volts} / \mu \mathrm{sec}$. The system slew rate is directly proportional to the value of the phase compensation capacitor. Thus, with higher gain settings where lower values of phase compensation capacitors are possible, the slew rate is proportionally increased.

## NON LINEAR APPLICATIONS

## AM Modulator (Two-Quadrant Multiplier)

Fig. 24 shows Amplifier No. 3 of the CA3060 used in an AM modulator or 2 -quadrant multiplier circuit. When modulation is applied to the amplifier bias input, Terminal $B$, and the carrier frequency to the differential input, Terminal $A$, the waveform, shown in Fig. 24, is obtained. Fig. 24 is a result of adjusting the input offset control to balance the circuit so that no modulation can occur at the output without a carrier input. The linearity of the modulator is indicated by the solid trace of the superimposed modulating frequency. The maximum depth of modulation is determined by the ratio of the peak input modulating voltage to $V$-.
The two-quadrant multiplier characteristic of this modulator is easily seen if modulation and carrier are reversed as shown in Fig. 24. The polarity of the output must follow that of the differential input; therefore, the output is positive only during, the positive half cycle of the modulation and negative only in the second half cycle. Note, that both the input and output signals are referenced to ground. The output signal is zero when either the differential input or ${ }^{\prime} \mathrm{ABC}$ are zero.

## CA3060, CA3060A Types



Fig.24-Two-quadrant multiplier circuit using the CA3060 with associated waveforms.

## Four-Quadrant Multipfier

The CA3060 is also useful as a four-quadrant multiplier. A block diagram of such a multiplier, utilizing Amplifier Nos. 1, 2, and 3, is shown in Fig. 25 and a typical circuit is shown in Fig. 26. The multiplier consists of a single CA3060 and, as in the two-quadrant multiplier, exhibits no level shift between input and output. In Fig. 25, Amplifier No. 1 is mnected as an inverting amplifier for the $X$-input signal. The output current of Amplifier No. 1 is calculated as follows:

$$
\begin{equation*}
I_{0}(1)=\left[-v_{X}\right] \quad\left[g_{21}(1)\right] \tag{Eq.3}
\end{equation*}
$$

Ampl. No. 2 is a non-inverting amplifier so that

$$
\begin{equation*}
l^{\prime}(2)=\left[+v_{X}\right]\left[g_{21}(2)\right] \tag{Eq.4}
\end{equation*}
$$

Because the amplifier output impedances are high, the load current is the sum of the two output currents, for an output voltage

$$
\begin{equation*}
V_{O}=V_{X} R_{L}\left[g_{21}(2) \cdot g_{21}(1)\right] \tag{Eq.5}
\end{equation*}
$$

The transconductance is approximately proportional to the amplifier bias current; therefore, by varying the bias current the $g_{21}$ is also controlled. Amplifier No. 2 bias current is proportional to the Y -input signal and is expressed as

$$
\begin{equation*}
I_{A B C}(2) \approx \frac{(V-)+V_{Y}}{R_{1}} \tag{Eq.6}
\end{equation*}
$$

Hence,

$$
\begin{equation*}
g_{21}(2) \approx k\left[\left(V_{-}\right)+V_{Y}\right] \tag{Eq.7}
\end{equation*}
$$

Bias for Amplifier No. 1 is derived from the output of Amplifier No. 3 which is connected as a unity-gain inverting amplifier. ${ }^{\mathrm{ABC}}(1)$, therefore, varies inversely with $\mathrm{V}_{\mathrm{Y}}$. And by the same reasoning as above

$$
\begin{equation*}
g_{21}(1) \approx k\left[(V-)-V_{Y}\right] \tag{Eq.8}
\end{equation*}
$$

Combining equation 5,7 , and 8 yields:

$$
\begin{aligned}
v_{O} & \approx v_{X} \cdot k \cdot R_{L}\left\{\left[(v-)+v_{Y}\right]-\left[(v-)-v_{Y}\right]\right\} \text { or } \\
v_{O} & \approx 2 k R_{L} v_{X} v_{Y}
\end{aligned}
$$

Fig. 26 shows the actual circuit including all the adjustments associated with differential input and an adjustment for equalizing the gains of Amplifiers No. 1 and No. 2. Adjustment of the circuit is quite simple. With both the $X$ and Y voltages at zero, connect Terminal 10 to Terminal 8. This procedure disables Amplifier No. 2 and permits adjusting the offset voltage of Amplifier No. 1 to zero by means of the $100 \cdot \mathrm{k} \Omega$ potentiometer. Next, remove the short between Terminals 10 and 8 and connect Terminal 15 to Terminal 8. This step disables Amplifier No. 1 and permits Amplifier No. 2 to be zeroed with the other potentiometer. With AC signals on both the $X$ and $Y$ input, R3 and R11 are adjusted for symmetrical output signals. Fig. 27 shows the output waveform with the multiplier adjusted. The voltage waveform in Fig. 27a shows suppressed carrier modulation of $1-\mathrm{kHz}$ carrier with a triangular wave.


Fig.25-Four-quadrant multiplier using the CA3060.
Figures 27b and 27c, respectively, show the squaring of a triangular wave and a sine wave. Notice that in both cases the outputs are always positive and return to zero after each cycle.

## Linear Integrated Circuits <br> CA3060, CA3060A Types



Fig.26-Typical four-quadrant multiplier circuit.


Fig.27-Voltage waveforms of four-quadrant multiplier circuit.


# Micropower Operational Amplifier 

Features:
E Low standby power: as low as 700 nW

- Wide supply voltage range: $\pm 0.75$ to $\pm 15 \mathrm{~V}$
- High peak output current: $\mathbf{6 . 5} \mathrm{mA} \mathbf{~ m i n}$.
- Adjustable quiescent current
- Output short-circuit protection

| Applications: | ■ Instrumentation |
| :--- | :--- | :--- |
| ■ Portable electronics | ■ Telemetry |
| - Medical electronics | ■ Intrusion alarms |

The RCA-CA3078 and CA3078A are highgain monolithic operational amplifiers which can deliver milliamperes of current yet only consume microwatts of standby power. Their operating points are externally adjustable and frequency compensation may be accomplished with one external capacitor. The CA3078 and CA3078A provide the designer with the opportunity to tailor the frequency response and improve the slew rate without sacrificing power. Operation with a single 1.5 -volt battery is a practical reality with these devices.

The CA3078A is a preminum device having a supply voltage range of $\mathrm{V}^{ \pm}=0.75$ to $\mathrm{V}^{ \pm}=$ 15 V and an operating temperature range of $-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. The CA3078 has the same lower supply voltage limit but the upper limit is $\mathrm{V}^{+}=+6 \mathrm{~V}$ and $\mathrm{V}^{-}=-6 \mathrm{~V}$. The operating temperature range is from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.
The CA3078 and CA3078A are supplied in the standard 8-lead TO-5 package (" $T$ " suffix), the 8 -lead dual-in-line formed-lead "DIL-CAN" package ("S' suffix), or the 8-lead dual-in-line plastic "MINI-DIP" package ("E" suffix).


Fig. 1 - Schematic diagram of the CA3078 and CA3078A.

## Linear Integrated Circuits

## CA3078, CA3078A Types

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$


* Short circuit may be applied to ground or to either supply.

ELECTRICAL CHARACTERISTICS For Equipment Design


ELECTRICAL CHARACTERISTICS, at $T_{A}=25^{\circ} \mathrm{C}$
Typical Values Intended Only for Design Guidance

| CHARACTERISTICS SYMBOLS | TYPICAL VALUES |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3078A |  | CA3078 |  |  |
|  | $\begin{aligned} & \mathrm{V}^{+}=+1.3 \mathrm{~V}, \\ & \mathrm{~V}-=-1.3 \mathrm{~V} \\ & \mathrm{RSET}=2 \mathrm{M} \Omega \\ & \mathrm{I}_{\mathrm{Q}}=10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{V}^{+}=+0.75 \mathrm{~V} \\ & \mathrm{~V}-=-0.75 \mathrm{~V} \\ & \mathrm{RSET}=10 \mathrm{M} \Omega \\ & \mathrm{IQ}_{\mathrm{Q}}=1 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{V}^{+}=+1.3 \mathrm{~V} \\ & \mathrm{~V}-=-1.3 \mathrm{~V} \\ & \mathrm{RSET}_{\mathrm{SE}}=2 \mathrm{M} \Omega \\ & \mathrm{I}_{\mathrm{Q}}=10 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{V}^{+}=+0.75 \mathrm{~V} \\ & \mathrm{~V}=-0.75 \mathrm{~V} \\ & \text { RSET }=10 \mathrm{MS} \Omega \\ & \mathrm{I}_{\mathrm{Q}}=1 \mu \mathrm{~A} \end{aligned}$ |  |
| $\mathrm{V}_{10}$ | 0.7 | 0.9 | 1.3 | 1.5 | mV |
| $1{ }_{10}$ | 0.3 | 0.054 | 1.7 | 0.5 | nA |
| ${ }_{1 B}$ | 3.7 | 0.45 | 9 | 1.3 | nA |
| $\mathrm{AOL}^{\text {L }}$ | 84 | 65 | 80 | 60 | dB |
| $\mathrm{I}_{0}$ | 10 | 1 | 10 | 1 | $\mu \mathrm{A}$ |
| $P_{\text {D }}$ | 26 | 1.5 | 26 | 1.5 | $\mu \mathrm{W}$ |
| $V_{\text {OPP }}$ | 1.4 | 0.3 | 1.4 | 0.3 | V |
| VICR | $\begin{array}{r} -0.8 \\ \text { to } \\ +1.1 \end{array}$ | $\begin{array}{r} -0.2 \\ \text { to } \\ +0.5 \end{array}$ | $\begin{array}{r} -0.8 \\ \text { to } \\ +1.1 \end{array}$ | $\begin{array}{r} -0.2 \\ \text { to } \\ +0.5 \end{array}$ | V |
| CMRR | 100 | 90 | 100 | 90 | dB |
| ${ }^{\prime} \mathrm{OM}^{ \pm}$ | 12 | 0.5 | 12 | 0.5 | mA |
| $\Delta V_{10} / \Delta V^{ \pm}$ | 20 | 50 | 20 | 50 | $\mu \mathrm{V} / \mathrm{N}$ |

Typical Values Intended Only for Design Guidance at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}^{+}=+6 \mathrm{~V}, \mathrm{~V}^{-}=-6 \mathrm{~V}$

| CHARACTERISTICS SYMBOLS | $\begin{gathered} \text { TEST } \\ \hline \text { CONDITIONS } \end{gathered}$ | CA3078A |  | CA3078 | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { RSET }=5.1 \mathrm{M} \Omega \\ & \mathrm{IQ}=20 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { RSET }=1 \mathrm{M} \Omega \\ & 1 \mathrm{Q}=100 \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { RSET }=1 \mathrm{M} \Omega \\ & \mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A} \end{aligned}$ |  |
| $\Delta V_{10} / \Delta T_{A}$ | $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ | 5 | 6 | 6 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\Delta V_{10} / \Delta T_{A}$ | $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$ | 6.3 | 70 | 70 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| BWOL | 3dB pt. | 0.3 | 2 | 2 | kHz |
| SR | See Figs.$20,21$ | 0.027 | 0.04 | 0.04 | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  | 0.5 | 1.5 | 1.5 |  |
| - | $10 \% \text { to } 90 \%$ <br> Rise Time | 3 | 2.5 | 2.5 | $\mu \mathrm{s}$ |
| $\mathrm{R}_{1}$ |  | 7.4 | 1.7 | 0.87 | $\mathrm{M} \Omega$ |
| $\mathrm{R}_{\mathrm{O}}$ |  | 1 | 0.8 | 0.8 | $\mathrm{k} \Omega$ |
| $\mathrm{e}^{(10 \mathrm{~Hz})}$ | $\mathrm{R}_{\mathrm{S}}=0$ | 40 | - | 25 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{in}^{(10 \mathrm{~Hz})}$ | $\mathrm{R}_{\mathrm{S}}=1 \mathrm{M} \Omega$ | 0.25 | - | 1 | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |

## Linear Integrated Circuits

## CA3078, CA3078A Types



NOTE: PIN 4 IS CONNECTED TO CASE
S and T Suffixes 92CS-17552R


E Suffix

Fig. 2 - Func.tional diagrams.


Fig. 3 - Input offset voltage vs. total quiescent current.


Fig. 5 - Input bias current vs. total quiescent current.


Fig. 7 - Bias-setting resistance vs. total quiescent current.


Fig. 4 - Input offset current vs. total quiescent current.


Fig. 6 - Open-loop vol tage gain vs. total quiescent current.


Fig. 8 - Maximum output current vs. total quiescent current.


Fig. 9 - Output voltage swing vs. total quiescent current.


Fig. 11 - Output and common mode voltage vs. supply voltage.


Fig. 14 - Input offset current vs. temperature.


Fig. 10 - Open-loop voltage gain vs. frequency for $I_{Q}=100 \mu \mathrm{~A}-\mathrm{CA} 3078$.


Fig. 12 - Open-loop voltage gain vs. frequency for $I_{Q}=20 \mu \mathrm{~A}-\mathrm{CA} 3078$.


Fig. 13 - Input offset voltage vs. temperature.


Fig. 15 - Input bias current vs. temperature.

## Linear Integrated Circuits

## CA3078, CA3078A Types



Fig. 16 - Open-loop voltage gain vs. temperature.


Fig. 18 - Quivalent input noise voltage vs. frequency.


Fig. 20 - Slew rate vs. closed-loop gain for ${ }^{\prime} Q=100 \mu A-$ CA3078.


Fig. 22 - Transient response and slew-rate, unity gain (inverting) test circuit.


Fig. 17 - Total quiescent current vs. temperature.


Fig. 19 - Equivalent input noise current vs. frequency.


Fig. 21 - Slew rate vs. closed-Ioop gain for ${ }^{\prime} Q=20 \mu A-$ CA3078.


Fig. 23 - Slew-rate, unity gain (non-inverting) test circuit


Table I - Unity-gain slew rate vs. compensation - CA3078 and CA3078A

| SUPPLY VOLTS: $\mathrm{V}^{+}=6, \mathrm{~V}^{-}=-6$ <br> OUTPUT VOLTAGE $\left(\mathrm{V}_{\mathrm{O}}\right)= \pm 5 \mathrm{~V}$ <br> LOAD RESISTANCE $\left(R_{L}\right)=10 \mathrm{k} \Omega$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMPENSATION TECHNIQUE$\mathrm{CA} 3078-\mathrm{I}_{\mathrm{Q}}=100 \mu \mathrm{~A}$ | UNITY GAIN (INVERTING) Fig. 22 |  |  |  |  | UNITY GAIN (NON-INVERTING) Fig. $\mathbf{2 3}^{-}$ |  |  |  |  |
|  | R1 | C1 | R2 | C2 | $\begin{aligned} & \text { SLEW } \\ & \text { RATE } \end{aligned}$ | R1 | C1 | R2 | C2 | $\begin{array}{\|l\|} \hline \text { SLEW } \\ \text { RATE } \end{array}$ |
|  | k $\Omega$ | pF | $k \Omega$ | $\mu \mathrm{F}$ | $\mathrm{V} / \mu \mathrm{s}$ | k $\Omega$ | pF | $\mathrm{k} \Omega$ | $\mu \mathrm{F}$ | $\mathrm{V} / \mu \mathrm{s}$ |
| Single Capacitor | 0 | 750 | $\infty$ | 0 | 0.0085 | 0 | 1500 | $\infty$ | 0 | 0.0095 |
| Resistor \& Capacitor | 3.5 | 350 | $\infty$ | 0 | 0.04 | 5.3 | 500 | $\infty$ | 0 | 0.024 |
| Input | $\infty$ | 0 | 0.25 | 0.306 | 0.67 | $\infty$ | 0 | 0.311 | 0.45 | 0.67 |
| CA3078A - ${ }_{\text {Q }}=20 \mu \mathrm{~A}$ |  |  |  |  |  |  |  |  |  |  |
| Single Capacitor | 0 | 300 | $\infty$ | 0 | 0.0095 | 0 | 800 | $\infty$ | 0 | 0.003 |
| Resistor \& Capacitor | 14 | 100 | $\infty$ | 0 | 0.027 | 34 | 125 | $\infty$ | 0 | 0.02 |
| Input | $\infty$ | 0 | 0.644 | 0.156 | 0.29 | $\infty$ |  | 0.77 | 0.4 | 0.4 |

## OPERATING CONSIDERATIONS

## Compensation Techniques

The CA3078A and CA3078 can be phasecompensated with one or two external components depending upon the closedloop gain, power consumption, and speed desired. The recommended compensation is a resistor in series with a capacitor connected from terminal 1 to terminal 8. $V$ alues of the resistor and capacitor required for compensation as a function of closed loop gain are shown in Figs. 24 and 25. These curves represent the compensation necessary at quiescent currents of $100 \mu \mathrm{~A}$ and $20 \mu \mathrm{~A}$, respectively, for a transient response with $10 \%$ overshoot. Figs. 20 and 21 show the slew rates that can be obtained with the two different compensation tech-
niques. Higher speeds can be achieved with input compensation, but this increases noise output. Compensation can also be accomplished with a single capacitor connected from terminal 1 to terminal 8 , with speed being sacrificed for simplicity. Table I gives an indication of slew rates that can be obtained with various compensation techques at quiescent currents of $100 \mu \mathrm{~A}$ and $20 \mu \mathrm{~A}$.

## Single Supply Operation

The CA3078A and CA3078 can operate from a single supply with a minimum total supply voltage of 1.5 volts. Figs. 27 and 28 show the CA3078A or CA3078 in inverting the non-inverting $20-\mathrm{dB}$ amplifier configurations utilizing a 1.5 -volt type "AA" cell for a supply. The total power consumption for

## Linear Integrated Circuits

## CA3078, CA3078A Types

either circuit is approximately 675 nanowatts. The output voltage swing in this
configuration is 300 mV p-p with a $20 \mathrm{k} \Omega$ load.

NON-INVERTING



Value ol $R_{B}$ required to have d null adjust inent range of 75 mV
$R_{B}={ }_{75} V=10$
dssumeng $R_{B} \cdots R_{I}$

Fig. 26 - Offset voltage null circuits.


Fig. 27 - Inverting $20-d B$ amplifier circuit.


Fig. 28 - Non inverting 20-dB amplifier circuit.

## CA3080, CA3080A Types



# Operational Transconductance Amplifiers (OTA's) 

Gatable-Gain Blocks

## Features:

- Slew rate (unity gain, compensated): $50 \mathrm{~V} / \mu \mathrm{s}$
- Adjustable power consumption: $10 \mu \mathrm{~W}$ to 30 mW
- Flexible supply voltage range: $\pm 2 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- Fully adjustable gain: $\mathbf{0}$ to $\mathrm{gm}_{\mathrm{L}}$ limit
- Tight gm spread: CA3080 (2:1), CA3080A (1.6:1)
- Extended $\mathrm{gm}_{\mathrm{m}}$ linearity: $\mathbf{3}$ decades

The RCA-CA3080 and CA3080A types are Gatable-Gain Blocks which utilize the unique operational-transconductanceamplifier (OTA) concept described in Application Note ICAN-6668, "Applications of the CA3080 and CA3080A High-Performance Operational Transconductance Amplifiers".
The CA3080 and CA3080A types have differential input and a single-ended, push-pull, class A output. In addition, these types have an amplifier bias input which may be used either for gating or for linear gain control. These types also have a high output impedance and their transconductance ( $\mathrm{gm}_{\mathrm{m}}$ ) is directly proportional to the amplifier bias current (IABC).
The CA3080 and CA3080A types are notable for their excellent slew rate ( $50 \mathrm{~V} / \mu \mathrm{s}$ ), which makes them especially useful for multiplex and fast unity-gain voltage followers. These types are especially applicable for multiplex applications because power is consumed only when the devices are in the "ON" channel state.
The CA3080A is rated for operation over the full militarytemperature range ( -55 to $+125^{\circ} \mathrm{C}$ ) and its characteristics are specifically controlled for applications such as samplehold, gain-control, multiplex, etc. Operational transconductance amplifiers are also useful in programmable power-switch applications, e.g., as described in Application Note ICAN-6048, "Some Applications of a Programmable Power Switch/Amplifier" (CA3094, CA3094A, CA3094B).
These types are supplied in the 8-lead TO-5-style package (CA3080, CA3080A), and in the 8-lead TO-5-style package with dual-in-line formed leads ("DIL-CAN", CA3080S, CA3080AS). The CA3080 is also supplied in the 8 -lead dual-in-line plastic ("MINI-DIP") package (CA3080E, CA3080AE), and in chip form (CA3080H).

## Applications:

- Sample and hold
- Multiplex
- Voltage follower
- Multiplier
- Comparator


92CS-47587

Fig. 1 - Schematic diagram for CA3080 and CA3080A.

## Linear Integrated Circuits

## CA3080, CA3080A Types

MAXIMUM RATINGS, Absolute-Maximum Values:



TO. 5 Style Package


Plastic Package (E Suffix)

Fig. 2 - Functional diagrams.
TYPICAL. CHARACTERISTICS CURVES AND TEST CIRCUITS FOR THE CA3080 AND CA3080A


ELECTRICAL CHARACTERISTICS
For Equipment Design


Linear Integrated Circuits
CA3080, CA3080A Types
ELECTRICAL CHARACTERISTICS
For Equipment Design

| CHARACTERISTIC |  | TEST CONDITIONS | CA3080A CA3080AE CA3080AS LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V}, \mathrm{~V}^{-}=-15 \mathrm{~V} \\ & \mathrm{IABC}^{\mathrm{ABC}}=500 \mu \mathrm{~A} \\ & \mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { (uniess indicated } \\ & \text { otherwise) } \end{aligned}$ |  |  |  |  |
|  |  | Min. | Typ. | Max. |  |
| Input Offset Voltage | $\mathrm{V}_{10}$ |  | $I^{\prime} \mathrm{ABC}=5 \mu \mathrm{~A}$ | - | 0.3 | 2 | mV |
|  |  |  | - | 0.4 | 2 |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ | - | - | 5 |  |  |
| Input Offset Voltage Change | $\left\|\Delta V_{10}\right\|$ | $\begin{aligned} & \text { IABC }=500 \mu \mathrm{~A} \text { to } \\ & \text { I }_{\mathrm{ABC}}=5 \mu \mathrm{~A} \end{aligned}$ | - | 0.1 | 3 | mV |  |
| Input Offset Current | 110 |  | - | 0.12 | 0.6 | $\mu \mathrm{A}$ |  |
| Input Bias Current | 11 |  | - | 2 | 5 | $\mu \mathrm{A}$ |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ | - | - | 8 |  |  |
| Forward Transconductance (large signal) | 9m |  | 7700 | 9600 | 12000 | $\mu \mathrm{mho}$ |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ | 4000 | - | - |  |  |
| Peak Output Current | $\|I O M\|$ | ${ }^{\prime} A B C=5 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{L}}=0$ | 3 | 5 | 7 | $\mu \mathrm{A}$ |  |
|  |  | $R_{L}=0$ | 350 | 500 | 650 |  |  |
|  |  | $\mathrm{R}_{\mathrm{L}}=0, \mathrm{~T}_{\mathrm{A}}=-55$ to $+125^{\circ} \mathrm{C}$ | 300 | - | - |  |  |
| Peak Output Voltage: |  | $\begin{aligned} & I_{A B C}=5 \mu \mathrm{~A} \\ & R_{L}=\infty \end{aligned}$ |  |  |  | V |  |
| Positive | $\mathrm{V}^{+} \mathrm{OM}$ |  | 12 | 13.8 | - |  |  |
| Negative | $\mathrm{V}^{-} \mathrm{OM}$ |  | -12 | -14.5 | - |  |  |
| Positive | $\mathrm{V}^{+} \mathrm{OM}$ | $R_{L}=\infty$ | 12 | 13.5 | - |  |  |
| Negative | $\mathrm{V}^{-} \mathrm{OM}$ |  | -12 | -14.4 | - |  |  |
| Amplifier Supply Current | ${ }_{1}$ |  | 0.8 | 1 | 1.2 | mA |  |
| Device Dissipation | $P_{D}$ |  | 24 | 30 | 36 | mW |  |
| Input Offset Voltage Sensitivity: <br> Positive <br> $\Delta V_{10} / \Delta V^{+}$ |  |  |  |  |  | $\mu \mathrm{V} / \mathrm{V}$ |  |
|  |  |  | - | - | 150 |  |  |
| Negative | $\Delta \mathrm{V}_{10} / \Delta \mathrm{V}^{-}$ |  | - | - | 150 |  |  |
| Magnitude of Leakage Current |  | ${ }^{\prime} A B C=0, V_{T P}=0$ | - | 0.08 | 5 | nA |  |
|  |  | ${ }^{\prime} A B C=0, V_{T P}=36 \mathrm{~V}$ | - | 0.3 | 5 |  |  |
| Differential Input Current |  | $I^{\text {ABC }}=0, V_{\text {DIFF }}=4 \mathrm{~V}$ | - | 0.008 | 5 | nA |  |
| Common-Mode Rejection Ratio | CMRR |  | 80 | 110 | -- | dB |  |
| Common-Mode Input-Voltage Range | $V_{\text {ICR }}$ |  | $\begin{aligned} & 12 \text { to } \\ & -12 \end{aligned}$ | $\begin{array}{r} 13.6 \text { to } \\ -14.6 \end{array}$ | - | V |  |
| Input Resistance | $\mathrm{R}_{1}$ |  | 10 | 26 | - | $k \Omega$ |  |

ELECTRICAL CHARACTERISTICS
Typical Values Intended Only for Design Guidance

| Amplifier Bias Voltage | $V_{\text {ABC }}$ |  | 0.71 | V |
| :---: | :---: | :---: | :---: | :---: |
| Slew Rate: $\qquad$ Unity Gain (compensated) | $-S R$ |  | 75 | $\mathrm{V} / \mu \mathrm{s}$ |
| Open-Loop Bandwidth | BWOL | - | 2 | MHz |
| Input Capacitance | $\mathrm{C}_{1}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 3.6 | pF |
| Output Capacitance | $\mathrm{C}_{0}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 5.6 | pF |
| Output Resistance | $\mathrm{R}_{\mathrm{O}}$ |  | . 15 | $\mathrm{M} \Omega$ |
| Input-to-Output Capacitance | $\mathrm{Cl}_{1} \mathrm{O}$ | $f=1 \mathrm{MHz}$ | 0.024 | pF |
| Input Offset Voltage Temperature Drift | $\Delta V_{10} / \Delta T$ | $\begin{aligned} & \mathrm{I}_{\mathrm{ABC}}=100 \mu \mathrm{~A}, \\ & \mathrm{~T}_{\mathrm{A}}=-55 \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 3 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Propagation Delay | tPHL.tPLH | ${ }^{1} A B C=500 \mu \mathrm{~A}$ | 45 | ns |

TYPICAL CHARACTERISTICS CURVES AND TEST CIRCUITS (Cont'd)


Fig. 7 - Peak output voltage as a function of amplifier bias current.


Fig. 9 - Total power dissipation as a function of amplifier bias current.


Fig. 11 - Leakage current test circuit.


92c5-17397

Fig. 13 - Differential input current test circuit.


Fig. 8 - Amplifier supply current as a function of amplifier bias current


Fig. 10 - Transconductance as a function of amplifier bias current


Fig. 12 - Leakage current as a function of temperature.


Fig. 14 - Input current as a function of input differential voltage.

## Linear Integrated Circuits

## CA3080, CA3080A Types

TYPICAL CHARACTERISTICS CURVES AND TEST CIRCUITS (Cont'd)


Fig. 15 - Input resistance as a function of amplifier bias current.


Fig. 17 - Input and output capacitance as a function of amplifier bias current.


9225-17604
Fig. 19 - Input-to-output capacitance test circuit.


Fig. 16 - Amplifier bias voltage as a function of amplifier bias current.


Fig. 18 - Output resistance as a function of amplifier bias current.


Fig. 20 - Input-to-output capacitance as a function of supply voltage.

APPLICATIONS



Fig. 22 - 1,000,000/1 single-control function generator -1 MHz to 1 Hz .

(a) - Two-tone output signal from the function generator. A square-wave signal modulates the external sweeping input to produce 1 Hz and 1 MHz , showing the $1,000,000 / 1$ frequency range of the function generator.


92C5-28588
(b) - Triple-trace of the function generator sweeping to 1 MHz . The bottom trace is the sweep ing signal and the top trace is the actual generator output. The center trace displays the 1 MHz signal via delayed oscilloscope triggering of the upper swept output signal.

Fig. 23 - Function generator dy namic characteristics waveforms.


SLEW RATEIN SAMPLE MOOE)=1.3 $\quad \mathbf{V} / \mu$ ACOUISITION TIME* $3{ }^{3} \mu \mathrm{~s}$

- TIME REOUIRED FOR OUTPUT TO SETTLE

WITHIN $\pm 3 \mathrm{mV}$ OF A 4 - VOLT STEP

Fig. 24 - Schematic diagram of the CA3080A in a sample-hold configuration.

Linear Integrated Circuits
CA3080, CA3080A Types


Fig. 25 - Sample- and hold circuit.


SAMPLING RESPONSE
top trace system output
( 100 mv/DIV AND 500 ns/DIV)
BOTTOM TRACE SAMPLING SIGNAL
( $20 \mathrm{~V} /$ OIV ANO $500 \mathrm{~ns} /$ DIV )
92CS-27885
Fig. 27 - Sampling response for circuit shown in Fig. 25.


LARGE-SIGNAL RESPONSE ANO SETTLING TIME
top trace output signal
( 5 V/DIV AND $2 \mu \mathrm{~s} / D I V$ )
BOTTOM TRACE INPUT SIGNAL
$\cdot(5 \mathrm{~V} / \mathrm{DIV}$ AND $2 \mu \mathrm{~S} / \mathrm{DIV})$
CENTER TRACE DIFFERENCE OF INPUT AND OUTPUT SIGNALS THROUGH TEKTRONIX AMPLIFIER 7AI3
5 mV /DIV AND $2 \mu \mathrm{~s}$ /OIV)

$$
92 C 5-27884
$$

Fig. 26 - Large-signal response and settling time for circuit shown in Fig. 25.

top trace output
( $50 \mathrm{mv} /$ DIV AND $200 \mathrm{~ns} / \mathrm{DIV}$ )
BOTTDM TRACE INPUT
( 50 mV/DIV AND $200 \mathrm{~ns} / \mathrm{DIV}$.)
92 CS 27883
Fig. 28 - Input and output response for circuit shown in Fig. 25.


Fig. 29 - Thermocouple temperature control with CA3079 zero voltage switch as the output amplifier.


Fig. 30 - Schematic diagram of the CA3080A in a samplehold circuit with BiMos output amplifier.


TOP TRACE: OUTPUT- 5 V /DIV a $2 \mu \mathrm{~s} / \mathrm{DIV}$
CENTER TRACE OIFFERENTIAL COMPARISON OF
INPUT Q OUTPUT- $2 \mathrm{mV} /$ DIV a $2 \mu \mathrm{~s} / \mathrm{DIV}$
BOTTOM TRACE. INPUT- 5 V/OIV a $2 \mu \mathrm{~s} /$ OIV


TOP TRACE OUTPUT - 20 mV / JIV \& $100 \mathrm{~ns} / \mathrm{DIV}$ BOTTOM TRACE INPUT- $200 \mathrm{mv/DIV}$ \& $100 \mathrm{~ns} /$ OIV

9265-27160

Fig. 31 - Large-signal response for circuit shown in Fig. 30.

Fig. 32 - Sma/l-signal response for circuit shown in Fig. 30.


Fig. 33 - Propagation delay test circuit and associated waveforms.


# Nanopower BiMOS Op Amp 

## Features:

- 300-nW (typ.) standby power at $\mathrm{V}^{+}=5 \mathrm{~V}$
- Supply current, BW, slew rate programmable using external resistor
- 10-pA (typ.) input current
- 4.0 to $15-\mathrm{V}$ supply
- Output drives typical bipolar-type loads
- Low-cost 8-lead Mini-DIP, TO-5

The RCA-CA3440B, CA3440A, and CA3440 are integrated circuit operational amplifiers that combine the advantages of MOS and bipolar transistors on a single monolithic chip.
The CA3440-series BiMOS Op Amp features gate-protected PMOS transistors in the input circuit to provide very-highinput impedance and very-low-input current ( 10 pA ). These devices operate at total supply voltages from 4 to 15 volts and can be operated over the temperature range from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Their virtues are programmability and very low standby power consumption ( 300 nW ). These operational amplifiers are internally phase-compensated to achieve stable operation in the unity-gain follower configuration. Terminals are also provided for use in applications requiring input offsetvoltage nulling. The use of PMOS in the input stage results in common-mode input voltage capability down to 0.5 volts below the negative-supply terminal, an important attribute for single-supply applications. The output stage uses MOS complementary source-follower form which permits moderate load driving capability ( $10 \mathrm{~K} \Omega$ ) at very low total standby currents ( 50 nA ).
The CA3440-series has the same 8-lead terminal pin-out used for " 741 " and other industry-standard op amps with two exceptions: terminals one and five must be connected to the negative supply or to a potentiometer if nulling is required. Terminal 8 must be programmed through an external resistor returned to the negative supply.
These devices are supplied in either the standard 8-lead TO-5 style package (T suffix), 8-lead dual-in-line formed-lead TO-5 style "DIL-CAN" package ( S suffix), or in the 8 -lead dual-inline plastic package "Mini-DIP" (E suffix). They are also available in chip form ( H suffix).

[^15]

Fig. 1 - Output-voltage-swing and common-mode input-voltage range versus supply voltage.


Fig. 2 - Set current versus supply current.

MAXIMUM RATINGS, Absolute-Maximum Values.

```
DC SUPPLY VOLTAGE
```



```
DIFFERENTIAL-MODE INPUT VOLTAGE .....................................................................................................................
```




```
DEVICE DISSIPATION:
    WITHOUT HEAT SINK -
        UP TO 55`
```



```
    WITH HEAT SINK -
```



```
        BELOW 125'` C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Derate linearly 16.7 mW/ . . C
TEMPERATURE RANGE:
    OPERATING
        -55 to +125*}\textrm{C
```




```
LEAD TEMPERATURE (DURING SOLDERING):
    AT DISTANCE 1/16 土 1/32 IN. (1.59 土 0.79 MM) FROM CASE FOR 10 SECONDS MAX. .................................................
```

TYPICAL VALUES INTENDED ONLY FOR DESIGN GUIDANCE

| CHARACTERISTIC | TEST CONDITIONS$\begin{gathered} \mathrm{V}^{+}=+5 \mathrm{~V} ; \mathrm{V}^{-}=-5 \mathrm{~V} \\ \mathrm{RSET}_{\mathbf{S E}}=10 \mathrm{M} \Omega ; \mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { CA3440B } \\ (\mathrm{T}, \mathrm{~S}) \\ \hline \end{gathered}$ | CA3440A | CA3440 | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Resistance, $\mathrm{R}_{1}$ |  |  | 2 | 2 | 2 | $T \Omega$ |
| Input Capacitance, $\mathrm{C}_{\text {T }}$ |  |  | 3.5 | 3.5 | 3.5 | pF |
| Ouput Resistance, $\mathrm{R}_{0}$ |  |  | 450 | 450 | 450 | $\Omega$ |
| Equivalent Input Noise Voltage, $e_{n}$ | $\mathrm{f}=1 \mathrm{kHz}$ | $\mathrm{R}_{\mathrm{S}}=100 \Omega$ | 110 | 110 | 110 | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
|  | $\mathrm{f}=10 \mathrm{kHz}$ |  | 110 | 110 | 110 |  |
| Short-Circuit Current <br> Source IOM <br> To Opposite Supply <br> SinkIOM ${ }^{-}$ |  |  | 15 | 15 | 15 | mA |
|  |  |  | 4.5 | 4.5 | 4.5 |  |
| Gain-Bandwidth Product, fT |  |  | 63 | 63 | 63 | kHz |
| Slew Rate, SR |  |  | 0.03 | 0.03 | 0.03 | $V / \mu \mathrm{s}$ |
| Transient Response Rise Time, $\mathrm{t}_{\mathrm{r}}$ | $\begin{aligned} & R_{L}=10 \mathrm{k} \Omega \\ & C_{L}=100 \mathrm{pF} \end{aligned}$ |  | 5.6 | 5.6 | 5.6 | $\mu \mathrm{s}$ |
| Overshoot |  |  | 10 | 10 | 10 | \% |

## Linear Integrated Circuits

## CA3440, CA3440A, CA3440B

ELECTRICAL CHARACTERISTICS FOR EQUIPMENT DESIGN
At $\mathbf{V}^{+}=+5 \mathrm{~V}, \mathrm{~V}^{-}=\mathbf{- 5} \mathrm{V}, \mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$ Unless Otherwise Specifled, RSET=10 M $\Omega$

| CHARACTERISTIC | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3440B |  |  | CA3440A |  |  | CA3440 |  |  |  |
|  | MIn. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage, \| $\mathrm{V}_{\mathrm{I}} \mathrm{O}$ | - | 0.8 | 2 | - | 2 | 5 | - | 5 | 10 | miV |
| Input Offset Current, $\mathrm{ll}_{1} \mathrm{Ol}$ | - | 2.5 | 10 | - | 2.5 | 20 | - | 2.5 | 30 | pA |
| Input Current, \|l|| | - | 10 | 30 | - | 10 | 40 | - | 10 | 50 |  |
| Large-Signal Voltage Gain, AOL$\left(\mathrm{R}_{\mathrm{L}}=10 \mathrm{~K} \Omega\right)$ | 32 K | 100K | - | 10K | 100K | - | 10K | 100K | - | V/V |
|  | 90 | 100 | - | 80 | 100 | - | 80 | 100 | - | dB |
| Common-Mode <br> Rejection Ratio, CMRR | - | 32 | 180 | - | 100 | 320 | - | 100 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
|  | 75 | 90 | - | 70 | 80 | - | 70 | 80 | - | dB |
| Common-Mode Input VICR ${ }^{+}$ | +3.5 | +3.7 | - | +3.5 | +3.7 | - | +3.5 | +3.7 | - | V |
| Voltage Range, $\mathrm{VICR}^{-}$ | -5.0 | -5.3 | - | -5.0 | -5.3 | - | -5.0 | -5.3 | - |  |
| Power Supply Rejection Ratio, $\Delta \mathrm{VIO} / \Delta \mathrm{V}$ | - | 20 | 180 | - | 32 | 320 | - | 32 | 320 | $\mu \mathrm{V} / \mathrm{V}$ |
| PSRR | 75 | 94 | - | 70 | 90 | - | 70 | 90 | - | dB |
| Maximum Output Voltage, $\mathrm{VOM}^{+}$ | +3 | +3.2 | - | +3 | +3.2 | - | +3 | +3.2 | - |  |
| $\mathrm{VOM}^{-}$ | -3 | -3.2 | - | -3 | -3.2 | - | -3 | -3.2 | - | V |
| Supply Current, $1^{+}$ | - | 10 | 17 | - | 10 | 17 | - | 10 | 17 | $\mu \mathrm{A}$ |
| Device Dissipation, PD | - | 100 | 170 | - | 100 | 170 | - | 100 | 170 | $\mu \mathrm{W}$ |
| Input Offset Voltage Temperature Drift, $\Delta V I O / \Delta T$ | - | 4 | - | - | 4 | - | - | 4 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |



Fig. 3 - Total harmonic distortion percentage versus load resistance.


Fig. 5 - Output voltage versus sinking load current.


Fig. 4 - Output voltage versus sourcing load current.


Fig. 6 - Input noise voltage versus trequency.

CA3440, CA3440A, CA3440B


Fig. 7 - Bandwidth versus set current.


Fig. 8 - Slew rate versus set current.


Fig. 9 - Nanopower op amp (supply current programmable using
$R_{\text {SET }}$ 1-pA typical input bias current, 4.0 to 15-volt supply.


Fig. 10 - Nanopower op amp (usable standby power versus programming resistor RSET).

As RSET is increased, ISET and the standby power decrease while the BW/SR also decreases.
Operating at a +5 V single supply, the CA3440 exhibits the following characteristics:

|  | Standby <br> Rower | BW | SR |
| :---: | :---: | :---: | :---: |
| RET | $250 \mu \mathrm{~W}$ | 164 kHz | $0.17 \mathrm{~V} / \mu \mathrm{s}$ |
| $1 \mathrm{M} \Omega$ | $25 \mu \mathrm{~W} \Omega$ | 27 kHz | $0.017 \mathrm{~V} / \mu \mathrm{s}$ |
| $100 \mathrm{M} \Omega$ | $2.5 \mu \mathrm{~W}$ | 2.6 kHz | $.0017 \mathrm{~V} / \mu \mathrm{s}$ |
| $1000 \mathrm{M} \Omega$ | 250 nW | 78 Hz | $0.00017 \mathrm{~V} / \mu \mathrm{s}$ |

The CA3440 is pin-compatible with the 741 except that pins 1 and 5 (typical negative nulling pins) must be connected either directly to pin 4 or to a negative nulling potentiometer. In addition, pin 8, the ISET terminal, must be returned to either ground or $-V$ via RSET.

## Linear Integrated Circuits

CA3440, CA3440A, CA3440B

$$
\mathrm{R}_{\mathrm{in}}>20 \mathrm{~m} \Omega
$$

STAND-BY POWER $=90 \mu \mathrm{~W}$
GAIN = 20 db
BW: $20-\mathrm{Hz}$ TO $3-\mathrm{KHz}$
SR $=0.016 \mathrm{~V} / \mathrm{K}$
$S R=0.016 \mathrm{~V} / \mu \mathrm{s}$
92CS-34309
Fig. 12 - High-input impedance amplifier.



Operational Amplifiers
CA3440, CA3440A, CA3440B


Dimensions and pad layout for CA3440H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3} \mathrm{inch}$ ).

The layout represents a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

## CA3280, CA3280A



# Dual Variable Operational Amplifiers 

Features:

- Low initial input-offset voltage: $500 \mu \mathrm{~V}$ max (CA3280A)
- Low offset-voltage change versus $I_{A B C}$ : $<500 \mu \mathrm{~V}$ typ. for all types
- Low offset-voltage drift: $5 \mu \mathrm{~V} / \mathrm{C}$ max. (CA3280A)

The RCA-CA3280 and CA3280A types types consist of two variable operational amplifiers that are designed to substantially reduce the initial input offset voltage and the offset-voltage variation with respect to changes in programming current. This design results in reduced "AGC thump," an objectionable characteristic of many AGC systems. Interdigitation, or crosscoupling, of critical portions of the circuit reduces the amplifier dependence upon thermal and processing variables.

The CA3280 has all the generic characteristics of an operational voltage amplifier

- Excellent matching of the two amplifiers for all characteristics
- Internal current-driven linearizing diodes reduce the external input current to an offset component
- Differential amplifier emitters brought out for use in emitter-coupled dual-differential amplifier applications
- Low noise: $8 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ @ 1 kHz .typ.
- Low distortion: 0.4\% THD typ.
- Two modes of gain control


Fig. 1 - Functional diagram of 1/2 CA3280.

# Operational Amplifiers <br> CA3280, CA3280A 

except that the forward transfer characteristic is best described by transconductance rather than voltage gain, and the output is current, not voltage. The magnitude of the output current is equal to the product of transconductance and the input voltage. This type of operational transconductance amplifier was first introduced by RCA in 1969*, and it has since gained wide acceptance as a gateable, gain-controlled building block for instrumentation and audio applications, such as linearization of transducer outputs standardization of widely changing signals for data processing, multiplexing, instrumentation amplifiers operating from the nanopower range to high current and highspeed comparators.

* 'OTA Obsoletes Op Amp," by C.F. Wheatley and H.A. Wittlinger, NEC Proceedings, December, 1969

The CA3280 and CA3280A are supplied in the 16-lead dual-in-line plastic package (Esuffix). The operating-temperature ranges are -55 to $+125^{\circ} \mathrm{C}$ for the CA3280A and 0 to $+70^{\circ} \mathrm{C}$ for the CA3280. The CA3280 is also supplied as a hermetic (H suffix).

## Applications

- Voltage-controlled amplifiers
- Voltage-controlled filters
- Voltage-controlled oscillators
- Multipliers
- Demodulators
- Sample and hold
- Instrumentation amplifiers
- Function generators
- Triangle wave-to-sine wave converters
- Comparators
- Audio preamplifiers


Terminal Assignment

## MAXIMUM RATINGS, Absolute-Maximum Values.



[^16]
## Linear Integrated Circuits

## CA3280, CA3280A

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{ \pm}=15 \mathrm{~V}$ (Unless Otherwise Stated) For Equipment Design

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA3280 |  |  | CA3280A |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Volt age, $\mathrm{V}_{\text {IO }}$ | ${ }^{1} \mathrm{ABC}=1 \mathrm{~mA}$ | - | - | 3 | - | - | 0.5 | mV |
|  | ${ }^{1}{ }^{\text {ABC }}=100 \mu \mathrm{~A}$ | - | 0.7 | 3 | - | 0.25 | 0.5 |  |
|  | ${ }^{1}{ }^{\text {ABC }}=10 \mu \mathrm{~A}$ | - | - | 3 | - | - | 0.5 |  |
|  | $\begin{aligned} & { }^{1} A B C=1 \mathrm{~mA} \text { to } 10 \mu \mathrm{~A} \\ & T_{A}=\text { full temp. range } \end{aligned}$ | - | 0.8 | 4 | - | 0.8 | 1.5 |  |
| Input Offset Voltage Change, $\left\|\Delta V_{10}\right\|$ | ${ }^{\prime}{ }^{\prime} B C C=1 \mu \mathrm{~A}$ to 1 mA | - | 0.5 | 1 | - | 0.5 | 1 | mV |
|  | $\begin{aligned} & \mathrm{I}_{\mathrm{ABC}}=100 \mu \mathrm{~A} \\ & \mathrm{~T}_{\mathrm{A}}=\text { full temp. range } \end{aligned}$ | - | 5 | - | - | 3 | 5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Amplifier Bias Voltage, $V_{\text {ABC }}$ | ${ }^{\prime} A B C=100 \mu \mathrm{~A}$ | - | 1.2 | - | - | 1.2 | - | V |
| Peak Output Voltage: Positive VOM $^{+}$ | ${ }^{\prime} A B C=500 \mu \mathrm{~A}$ | 12 | 13.7 | - | 12.5 | 13.7 | - | V |
| Negative VOM ${ }^{-}$ |  | 12 | -14.3 | - | -13.3 | -14.3 | - |  |
| Positive $\mathrm{VOM}^{+}$ | ${ }^{1} A B C=5 \mu \mathrm{~A}$ | 12 | 13.9 | - | 12.5 | 13.9 | - |  |
| Negative VOM ${ }^{-}$ |  | 12 | -14.5 | - | -13.5 | -14.5 | - |  |
| Common-Mode <br> Input Voltage <br> Range, VICR | ${ }^{1} A B C=100 \mu A$ | -13 | - | 13 | -13 | - | 13 | V |
| Noise Voltage, $\mathrm{e}_{\mathrm{N}}$ : $10 \mathrm{~Hz}$ | ${ }^{1} A B C=500 \mu \mathrm{~A}$ | - | 20 | - | - | 20 | - | $\begin{aligned} & \mathrm{nV} / \\ & \sqrt{\mathrm{Hz}} \end{aligned}$ |
| 1 kHz |  | - | 8 | - | - | 8 | - | $\begin{aligned} & \mu \mathrm{V} / \\ & \sqrt{\mathrm{Hz}} \\ & \hline \end{aligned}$ |
| 10 kHz |  | - | 7 | - | - | 7 | - | $\begin{aligned} & \mathrm{nV} / \\ & \sqrt{\mathrm{Hz}} \end{aligned}$ |
| Input Offset Current, ${ }^{1} 10$ | ${ }^{\prime} A B C=500 \mu \mathrm{~A}$ | - | 0.3 | 0.7 | - | 0.3 | 0.7 | $\mu \mathrm{A}$ |
| Input Bias Current, IIB | ${ }^{\prime} A B C=500 \mu \mathrm{~A}$ | - | 1.8 | 5 | - | 1.8 | 5 |  |
|  | ${ }^{\prime} A B C=500 \mu A$ <br> ${ }^{T} A=$ full temp. range | - | 3 | 8 | - | 3 | 8 | $\mu \mathrm{A}$ |
| Peak Output Current: <br> Source IOM $^{+}$ | ${ }^{\prime} A B C=500 \mu \mathrm{~A}$ | 350 | 410 | 650 | 350 | 410 | 650 | $\mu \mathrm{A}$ |
| Sink 109 ${ }^{-}$ |  | -350 | -410 | -650 | -350 | -410 | -650 |  |
| Source 10M ${ }^{+}$ | ${ }^{\prime}{ }_{A B C}=5 \mu \mathrm{~A}$ | 3 | 4.1 | 7 | 3 | 4.1 | 7 |  |
| Sink 10M- |  | -3 | -4.1 | -7 | -3 | -4.1 | -7 |  |
| Sink and Source, IOM$10 \mathrm{M}^{+}$ | ${ }^{\prime} A B C=500 \mu A$ <br> $T_{A}=$ full temp. range | 350 | 450 | 550 | 350 | 450 | 550 |  |
| Linearization Diodes: Dynamic Impedance | ${ }^{1} \mathrm{D}=100 \mu \mathrm{~A}$ | - | 700 | - | - | 700 | - | $\Omega$ |
| Offset Current | ${ }^{\prime} \mathrm{D}=100 \mu \mathrm{~A}$ | - | 10 | - | - | 10 | - | $\mu \mathrm{A}$ |
|  | $I^{\prime}=10 \mu \mathrm{~A}$ | - | 0.5 | 1 | - | 0.5 | 1 |  |

## ELECTRICAL CHARACTERISTICS (Cont'd)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA3280 |  |  | CA3280A |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Diode Network Supply Current | $I^{\prime} A B C=100 \mu \mathrm{~A}$ | 250 | 400 | 800 | 250 | 400 | 800 | $\mu \mathrm{A}$ |
| Amplifier Supply Current (Per amplifier) | ${ }^{\prime} \mathrm{ABC}=500 \mu \mathrm{~A}$ | - | 2 | 2.4 | - | 2 | 2.4 | mA |
| Amplifier Output Leakage Current, IOL | $\mathrm{I}_{\mathrm{ABC}}=0, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | 0.015 | 0.1 | - | 0.015 | 0.1 | nA |
|  | $\mathrm{I}_{\mathrm{ABC}}=0, \mathrm{~V}_{\mathrm{O}}=30 \mathrm{~V}$ | - | 0.15 | 1 | - | 0.15 | 1 |  |
| Common-Mode Rejection Ratio, CMRR | ${ }^{\prime}{ }_{A B C}=100 \mu \mathrm{~A}$ | 80 | 100 | - | 94 | 100 | - | dB |
| Power-Supply Rejection Ratio, PSRR | ${ }^{\prime} A B C=100 \mu \mathrm{~A}$ | 86 | 105 | - | 94 | 105 | - | dB |
| Open-Loop Voltage Gain, AOL | $\begin{aligned} & { }^{{ }^{\prime} A B C=100 \mu \mathrm{~A},} \\ & \mathrm{R}_{\mathrm{L}}=\infty, \end{aligned}$ | 94 | 100 | - | 94 | 100 | - | dB |
|  | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{Vp} \cdot \mathrm{p}$ | 50 K | 100K | - | 50K | 100K | - | V/V |
| Forward Transconductance: Large Signal, Gm | ${ }^{\prime} A B C=50 \mu \mathrm{~A}$ | - | 0.8 | 1.2 | - | 0.8 | 1.2 | mmho |
| Small Signal, gm | $\mathrm{I}_{\mathrm{ABC}}=1 \mathrm{~mA}$ | - | 16 | 22 | - | 16 | 22 |  |
| Input Resistance, $\mathrm{R}_{1}$ | ${ }^{\prime}{ }_{A B C}=10 \mu \mathrm{~A}$ | 0.5 | - | - | 0.5 | - | - | $\mathrm{M} \Omega$ |
| Channel Separation | $\mathrm{f}=1 \mathrm{kHz}$ | - | 94 | - | - | 94 | - | dB |
| Open-Loop Total <br> Harmonic <br> Distortion | $\begin{aligned} & f=1 \mathrm{kHz}, \mathrm{I} \mathrm{ABC}^{=} \\ & 1.5 \mathrm{~mA}, \\ & \mathrm{R}_{\mathrm{L}}=1.5 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \\ & 20 \mathrm{Vp}-\mathrm{p} \end{aligned}$ | - | 0.4 | - | - | 0.4 | - | \% |
| Bandwidth | $\begin{aligned} & \mathrm{I}_{\mathrm{ABC}}=1 \mathrm{~mA}, \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega \\ & \hline \end{aligned}$ | - | 9 | - | - | 9 | - | MHz |
| Slew Rate, SR: Open Loop | ${ }^{1}{ }^{\prime} B^{\prime}=1 \mathrm{~mA}$ | - | 125 | - | - | 125 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Capacitance: Input, $C_{1}$ | ${ }^{\prime} A B C=100 \mu \mathrm{~A}$ | - | 4.5 | - | - | 4.5 | - | pF |
|  |  | - | 7.5 | - | - | 7.5 | - |  |
| Output Resistance, $\mathrm{R}_{\mathrm{O}}$ | ${ }^{\prime}{ }_{\text {ABC }}=100 \mu \mathrm{~A}$ | - | 63 | - | - | 63 | - | $\mathrm{M} \Omega$ |

Figs. 2 and 3 show the equivalent circuits for the current source and linearization diodes in the CA3280. The current through the linearization network is approximately equal to the programming current. There are several advantages to driving these diodes with a current source. First, only the offset current from the biasing network flows through the input resistor. Second, another input is provided to extend the gain control dynamic range. And third, the input is truly differential and can accept signals within the common-mode range of the CA3280.

The structure of the variable operational amplifier eliminates the need for matched resistor networks in differential to singleended converters, as shown in Fig. 4. A matched resistor network requires ratio matching of $0.01 \%$ or trimming for 80 dB of common-mode rejection. The CA3280, with its excellent common-mode rejection ratio, is capable of converting a small ( $\pm 25 \mathrm{mV}$ ) differential input signal to a single-ended output without the need for a matched resistor network.

## Linear Integrated Circuits

Fig. 5 shows the CA3280 in a typical gain-control application. The input-signal range as a function of distortion at various levels of linearization diode current is shown in Fig. 6. This curve shows only the AGC capability of the diode network, but gain control can also be performed with the amplifier bias current ( ${ }^{\prime} \mathrm{ABC}$ ). With no diode bias current, the gain is merely $\mathrm{gmR}_{\mathrm{L}}$. For example, with an I $A B C$ of 1 mA , the $g m$ is approximately 16 mmhos. With the CA3280 operating into a $5 \mathrm{k} \Omega$ resistor, the gain is 80.


Fig. 2 - VOA showing linearization diodes and current drive.


Fig. 4 - Differential to single-ended converter.


Fig. 6 - Amplifier gain as a function of frequency.

The need for external buffers can be eliminated by the use of low-value load resistors, but the resulting increase in the required amplifier bias current reduces the input impedance of the CA3280. The linearization diode impedance also decreases as the diode bias current increases, which further loads the input. The diodes, in addition to acting as a linearization network, also operate as an additional attenuation system to accommodate input signals in the volt range when they are applied through appropriate input resistors.


Fig. 3 - Block diagram of linearized VOA.


Fig. 5 - Týpical gain control circuit.


Fig. 7 - Two-channel linear multiplexer.


Fig. 9 shows a triangle wave-to-sine wave converter using the CA3280. Two $100 \mathrm{~K} \Omega$ resistors are connected between the differential amplifier emitters and $\mathrm{V}^{+}$to reduce
the current flow through the differential amplifier. This allows the amplifier to fully cut off during peak input signal excursions: THD is approximately $0.37 \%$ for this circuit.


Fig. 9 - Triangle wave-to-sine wave converter.


Fig. 10 - Leakage current test circuit.


Fig. 11 - Channel separation test circuit.

## Linear Integrated Circuits

## CA3280, CA3280A



a) With diode programming terminal active


92cs-31514

$I_{a b c}=650 \mu \mathrm{~A}$ $I_{D}=0$ $V E R T=200 \mu A / O I V$ $H O R=25 \mathrm{mV} / \mathrm{OIV}$ 92Cs-31513
b) With diode programming terminal cut-off

Fig. 12 - CA3280 transfer characteristics


Fig. 13 - Supply current as a function of diode current.


Fig. 15 - Input offset voltage as a function of amplifier bias current


Fig. 14 - Input offset current as a function of amplifier bias current.


$$
\text { AMPLIER BIAS CURRENT ( } \left.I_{A B C}\right)-\mu A \text { g2CS-31518 }
$$

Fig. 16 - Peak output voltage as a function of amplifier bias current.

## Operational Amplifiers CA3280, CA3280A



Fig. 17 - Input current as a function of input differential voltage.


Fig. 19 - Amplifier bias voltage as a function of amplifier bias current.


Fig. 21 - Peak output current as a function of amplifier bias current.


Fig. 23 - Amplifier gain as a function of amplifier bias current.


Fig. 18 - Leakage current as a function of temperature.


Fig. 20 - I/F noise as a function of frequency.


Fig. 22 - Diode resistance as a function of diode current


Fig. 24 - Supply current as a function of amplifier bias current.

## Linear Integrated Circuits

CA3280, CA3280A


Fig. 25 - Input bias current as a function of amplifier bias current.


Dimensions and pad layout for CA 3280 H .
The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chıps, the cleavage angles are $57^{\circ}$ instead of 90 with respect to the face of the chip. Therefore the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$.

# Voltage Comparators Technical Data 

Single Unit Page
CA311 ..... 270
CA3098 ..... 278
CA3099 ..... 285
Dual Unit
CA3290* ..... 291
Quad Unit
CA139 ..... 301
CA239 ..... 301
CA339 ..... 301
+Programmable*BiMOS types

## Linear Integrated Circuits

CA311


## Voltage Comparator

## For Commercial and Industrial Applications

## Features:

- Single- or dual-supply operation
- Power consumption-135 mW at $\pm 15 \mathrm{~V}$
- Strobe capability
- Low input-offset current-6nA(typ.)
- Differential input-voltage range - $\pm 30 \mathrm{~V}$
- Directly interchangeable with National Semiconductor LM311 Series
Appilications:
- Multivibrators
- Positive and negative peak detectors
- Crystal oscillators
- Zero-crossing detectors
- Solenoid, relay, and lamp drivers

The RCA CA311 is a monolithic voltage comparator that operates from dual supplies up to $\pm 15 \mathrm{~V}$, or from single supplies down to 5 V . This single supply capability makes the outputs of these devices compatible with RTL, DTL, TTL, and MOS circuits. In addition they can drive lamps or relays, and switch voltages up to 40 V at currents as high as 50 mA .

The inputs and outputs of the CA311 can be isolated from system ground, allowing the output to drive loads referred to ground $\mathrm{V}^{+}$, or $\mathrm{V}^{-}$.
The CA311 is available in 8-lead TO-5 style packages with standard leads (T suffix), dual-in-line formed leads ("DIL CAN", S suffix), 8 -lead dual-in-line plastic package ("MINIDIP", E suffix), and in chip form (H suffix)


Fig. 1-Schematic diagram of CA311.

## Voltage Comparators

## Maximum Ratings, Absolute Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$.

DC SUPPLY VOLTAGE (between $\mathrm{V}+$ and $\mathrm{V}^{-}$terminals) ..... 36 V
DC INPUT VOLTAGE* ..... $\pm 15 \mathrm{~V}$
DIFFERENTIAL INPUT VOLTAGE ..... $\pm 30 \mathrm{~V}$
OUTPUT TO NEGATIVE SUPPLY VOLTAGE (V7-4) ..... 40 V
GROUND TO NEGATIVE SUPPLY VOLTAGE (V1-4) ..... 30 V
OUTPUT SHORT-CIRCUIT DURATION ..... 10 s
DEVICE DISSIPATION
500 mW
UP TO TA $=25^{\circ} \mathrm{C}$
derate linearly at $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating ..... 0 to $+70^{\circ} \mathrm{C}+$
Storage ..... -65 to $+150^{\circ} \mathrm{C}$ ..... -65 to $+150^{\circ} \mathrm{C}$LEAD TEMPERATURE (DURING SOLDERING):At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max$+265^{\circ} \mathrm{C}$
*This rating applies for $\pm 15 \mathrm{~V}$ supplies. The positive input-voltage limit is 30 V above the negative supply. The negative input-voltage limit is equal to the negative supply voltage or 30 V below the positive supply. The negative input-voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
†Types CA311 E, S, and T can be operated over the temperature range of -55 to $+125^{\circ} \mathrm{C}$, although the published limits for certain electrical specifications apply only over the temperature range of 0 to $70^{\circ} \mathrm{C}$.


FUNCTIONAL DIAGRAM FOR PLASTIC PACKAGE.


FUNCTIONAL DIAGRAM FOR TO-5 STYLE PACKAGE.

## TYPICAL CHARACTERISTICS



Fig. 2 - Response time for various input overdrive voltages - positive input.


Fig. 3 - Response time for various input overdrive voltages - negative input.

## Linear Integrated Circuits

CA311
ELECTRICAL CHARACTERISTICS

| CHARACTERISTICS | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SUPPLY VOLTAGE $(V \pm)=15 V$ UNLESS OTHERWISE SPECIFIED |  | CA311 |  |  |  |
|  |  |  | MIN. | TYP. | MAX. |  |
| Input Offset Voltage Vio | Rs $\mid \leq 5 \mathrm{k} \Omega$, Note 2 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 2 | 7.5 | mV |
|  |  | Note 1 | - | - | 10 |  |
| Saturation Voltage | $\mathrm{V}_{1} \leq-10 \mathrm{mV}$, $\mathrm{lo}=50 \mathrm{~mA}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 0.75 | 1.5 | V |
|  | $\begin{aligned} & \mathrm{V}+\geq 4.5 \mathrm{~V}, \mathrm{~V}^{-}-0, \mathrm{~V}_{1} \leq-10 \mathrm{mV}, \\ & \text { Isink } \leq 8 \mathrm{~mA} \end{aligned}$ | Note 1 | - | 0.23 | 0.4 |  |
| Input Voltage Range Vipp |  | Note 1 | - | $\pm 14$ | - | V |
| Input Offset Current lıo | Note 2 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 6 | 50 | nA |
|  |  | Note 1 | - | - | 70 |  |
| Input Bias Current lis | Note 2 | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 100 | 250 | nA |
|  |  | Note 1 | - | - | 300 |  |
| Postive Supply Current $1^{+}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 5.1 | 7.5 | mA |
| Negative Supply Current $1^{-}$ |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 4.1 | 5 | mA |
| Output Leakage Current | $\mathrm{V}_{1} \geq 10 \mathrm{mV}, \mathrm{V}_{0}=35 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | - | 50 | nA |
| Strobe on Current |  | $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 3 | - | mA |
| Voltage Gain, A | 100 mV Input Step with 5 mV Overdrive Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 40 | 200 | - | V/mV |
| Response Time |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 200 | - | ns |
| Input Voltage Range |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -14.5 | $\begin{array}{r} 13.8- \\ -14.7 \\ \hline \end{array}$ | 13 | V |

Note 1: Ambient temperature ( $T_{A}$ ) over applicable operating temperature of 0 to $+70^{\circ} \mathrm{C}$.
Note 2: The input offset characteristics given are the values required to drive the output to within 1 V of either supply with a mA load. These characteristics define an error band which takes into account the worst-case effects of voltage gain and input impedance. The input offset voltage, input offset current, and input bias current specifications apply for any supply voltage from a 5 V single supply up to $\mathrm{a} \pm 15 \mathrm{~V}$ dual supply.


Fig. 4 - Response time for various input overdrive voltages - positive input.


Fig. 5 - Response time for various input overdrive voltages - negative input.


Fig. 6 - Output limiting characteristics.


Fig. 8 - Input bias current vs. ambient temperature.


Fig. 10 - Input characteristics.


Fig. 12 - Transfer function.


Fig. 7 - Supply current vs. supply voltage.


Fig. 9 - Input offset current vs. ambient temperature.


Fig. 11 - Common-mode voltage range limits vs. ambient temperature.


Fig. 13-Output saturation voltage vs. output current.

## Linear Integrated Circuits

## CA311



Fig. 14 - Supply current vs. ambient temperature.


Fig. 15 - Input and output leakage current vs. ambient temperature.


Fig. 16 - Offset error

TYPICAL APPLICATIONS


Fig. 17 - Comparator and solenoid driver.


Fig. 19 - Driving a ground-referred load.


Fig. 18 - Digital transmission isolator.


Fig. 20 - Zero-crossing detector driving MOS logic.

## TYPICAL APPLICATIONS (cont'd)



92CS-24409

Fig. 21 - Using clamp diodes to improve response.


92C5-2444
Fig. 23 - Zero-crossing detector driving and MOS switch.


Fig. 25 - Precision photodiode comparator.


* ttl or dtl fanout of two

Fig. $26-100-\mathrm{kHz}$ free-running multivibrator.


Fig. 22 - Low-voltage adiustable-reference supply.

*assorbs inductive kickback of relay AND PROTECTS IC FROM SEVERE VOLTAGE transients on oc supply line gacs-2a4il

Fig. 24 - Relay driver with strobe.


Fig. 27 - Switching power amplifier.

## Linear Integrated Circuits

## CA311

TYPICAL APPLICATIONS (cont'd)


Fig. 28 - Strobing off both input and output stages.


Fig. 30 - Crystal oscillator.


* Values shown are for a o to bov logic swing and A 15 V ThRESHOLO
'may be added to control speed and reduce noise

Fig. 29 - TTL interface with high-level logic


Fig. 31 - Precision squarer.


Fig. 32-10 Hz to 10 kHz voltage controlled oscillator.


Fig. 33-Switching power amplifier.


Dimensions and pad layout for CA311H.
Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).


# Programmable Schmitt Trigger <br> - With Memory 

- Dual-Input Precision Level Detectors


## Features:

- Programmable operating current
- Micropower standby dissipation
- Direct control of currents up to 150 mA
- Low input on/off current of less than 1 nA for programmable bias current of $1 \mu \mathrm{~A}$
- Built-in hysteresis: 20 mV max.
- Programmable hysteresis: 20 mV to $\mathrm{V}^{+}$
- Dual reference input
- High sensor range: $100 \Omega$ to $100 \mathrm{M} \Omega$
- Stable predictable switching levels
- Temperature-compensated reference voltage

Power can be strobed off via term. 2

## Appllcations:

- Control of relays, heaters, LED's lamps, photo-sensitive devices, thyristors, solenoids, otc.
- Signal reconditioning
- Phase and frequency modulators
- On/off motor switching
- Schmitt triggers, level detectors
- Time delays
- Overvoltage, overcurrent, overtemperature protection
- Battery-operated equipment
- Square and triangular-wave generators

The RCA-CA3098 Programmable Schmitt Trigger is a monolithic silicon integrated circuit designed to control high-operating-current loads such as thyristors, lamps, relays, etc. The CA3098 can be operated with either a single power supply with maximum operating voltage of 16 volts, or a dual power supply with maximum operating voltage of $\pm 8$ volts. It can directly control currents up to 150 mA and operates with microwatt standby power dissipation when the current to be controlled is less than 30 mA . The CA3098
contains the following major circuit-function features (see Fig. 1):

1. Differential amplifiers and summer: the circuit uses two differential amplifiers, one to compare the input voltage with the "high" reference, and the other to compare the input with the "low" reference. The resultant output of the differential amplifiers actuates a summer circuit which delivers a trigger that initiates a change in state of a flip-flop.


Fig. 1 - Block diagram of CA3098 programmable Schmitt trigger.
2. Flip-flop: the flip-flop functions as a bistable "memory" element that changes state in response to each trigger command.
3. Driver and otuput stages: these stages permit the circuit to "sink" maximum peak load currents up to 150 mA at terminal 3.
4. Programmable operating current: the circuit incorporates access at terminal 2 to permit programming the desired quiescent
operating current and performance parameters.

The CA3098 is supplied in the 8 -lead dual-inline plastic package (''Mini-Dip', E suffix), 8 -lead TO-5 style package (T suffix), 8-lead TO-5-style package with formed leads "DIL. CAN" (S suffix), and in chip form (H suffix).

For information on another RCA Dual-Input Precision Level Detector, see the data bulletin for the RCA-CA3099E, File No. 620.

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ Unless Otherwise Specified

| CHARACTERISTIC | TEST CONDITIONS | Fig. No. | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Input Offset Voltage: <br> "Low" Ref., $\mathrm{V}_{\text {IO }}$ (LR) | $\begin{aligned} & V_{\text {LR }}=G n d, V_{H R}=3 \mathrm{~V} \\ & I_{\text {BIAS }}=100 \mu \mathrm{~A} \end{aligned}$ | 5 | -15 | -3 | 6 | mV |
| "High" Ref., $\mathrm{V}_{\mathrm{IO}}(\mathrm{HR})$ | $\begin{aligned} & V_{H R}=G n d, V_{L R}=-3 V \\ & I_{\text {BIAS }}=100 \mu A \end{aligned}$ | 6 | -10 | $\pm 10$ | 10 |  |
| Temp. Coeff: "Low" Ref. "High" Ref. | $\begin{aligned} & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 7 \\ & 8 \end{aligned}$ | - | 4.5 $\pm 8.2$ | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Min. Hysteresis Voltage $V_{I O}$ (HR-LR): | $\begin{aligned} & \mathrm{V}_{\text {REG }}=6 \mathrm{~V}, \mathrm{~V}^{+}=12 \mathrm{~V} \\ & \text { I }_{\text {BIAS }}=100 \mu \mathrm{~A} \end{aligned}$ | 9 | - | 3 | 20 | mV |
| Temp. Coeff. | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 10 | - | 6.7 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Output Saturation Voltage, $V_{C E}(S A T)$ | $\begin{aligned} & V_{1}=4 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=6 \mathrm{~V}, \\ & \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\text {BIAS }}=100 \mu \mathrm{~A} \end{aligned}$ | 11,12 | - | 0.72 | 1.2 | V |
| Total Supply Current, Itotal: "ON" | $\begin{aligned} & \mathrm{V}_{1}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{REG}}=6 \mathrm{~V} ; \\ & \mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{BIAS}}=100 \mu \mathrm{~A} \end{aligned}$ | 13,14 | 500 | 710 | 800 | $\mu \mathrm{A}$ |
| "OFF" | $\begin{aligned} & \mathrm{V}_{1}=8 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=6 \mathrm{~V} \\ & \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{BI}} \mathrm{AS}=100 \mu \mathrm{~A} \end{aligned}$ |  | 400 | 560 | 750 | $\mu \mathrm{A}$ |
| Input Bias Current, ${ }^{\prime}$ IB $I_{B(p-n-p)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=4 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=6 \mathrm{~V} \\ & \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{BIAS}}=100 \mu \mathrm{~A} \end{aligned}$ | 15 | - | 42 | 100 | nA |
| ${ }^{\mathrm{B}}$ (n-p-n) | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=8 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=6 \mathrm{~V} \\ & \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{BIAS}}=100 \mu \mathrm{~A} \end{aligned}$ |  | - | 28 | 100 | nA |
| Output Leakage Current, ${ }^{\prime}$ CE(OFF) | Current'from Term. 3 when Q46 is "OFF" | - | - | - | 10 | $\mu \mathrm{A}$ |
| Switching Times: <br> Delay, $\mathrm{t}_{\mathrm{d}}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{BIAS}}=100 \mu \mathrm{~A} \\ & \mathrm{~V}^{+}=5 \mathrm{~V} \\ & \mathrm{~V}_{\text {REG }}=2.5 \mathrm{~V} \end{aligned}$ | 18 | - | 600 | - | ns |
| Fall, $\mathrm{t}_{\mathrm{f}}$ |  |  | - | 50 | - | ns |
| Rise, $\mathrm{t}_{\mathrm{r}}$ |  |  | - | 500 | - | ns |
| Storage, $\mathrm{t}_{\mathrm{s}}$ |  |  | - | 4.5 | - | $\mu \mathrm{s}$ |
| Output Current, 10 | $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{I}^{\text {BIAS }}=50 \mu \mathrm{~A}$ | - | 100 | - | - | mA |

## Linear Integrated Circuits

## CA3098

Maximum Ratings, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :

| Supply Voltage Between Terminals 6 and 4, | 16 V |
| :---: | :---: |
| Output Voltage Between Terminals 7 and 4, and 3 and 4 | 16 V |
| Differential Input Voltage Between Terminals 8 and 1, and |  |
| Terminals 7 and 8 | 10 V |
| Operating Voltage Range: |  |
| Term. 8 | $\mathrm{V}^{-}$to $\mathrm{V}^{+}$ |
| Term. 7 | $\left(\mathrm{V}^{-}\right.$plus 2.0 V$)$ to $\mathrm{V}^{+}$ |
| Term. 1 | $\left(\mathrm{V}^{-}\right)$to ( $\mathrm{V}^{+}$minus 2.0 V ) |
| Load Current (Term. 3) | 150 mA |
| Input Current to Voltage Regulator (Term. 5) | 25 mA |
| Programmable Bias Current (Term. 2) |  |
| Output Current Control (Term. 5) | 15 mA |
| Power Dissipation: |  |
| Without Heat Sink: |  |
| Up to $T_{A}=55^{\circ} \mathrm{C}$ |  |
| CA3098S, CA3098T | 630 mW |
| CA3098E | 630 mW |
| Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ Derate linearly at | $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| With Heat Sink: |  |
| Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ |  |
| CA3098S, CA3098T | 1.6 W |
| Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ |  |
| CA3098S, CA3098T Derate linearly at | $16.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Ambient Temperature Range (All Packages): |  |
| Operating | -55 to $+125^{\circ} \mathrm{C}$ |
| Storage | -65 to $+150{ }^{\circ} \mathrm{C}$ |
| Lead Temperature (During Soldering): |  |
| At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max. | 265 º ${ }^{\circ}$ |



Fig. 2 - Schematic Diagram of CA3098.

## General Description of Circuit Operation

(Refer to Figs. 2, 3, 4)

When the signal-input voltage of the CA3098 is equal to or less than the "low" reference voltage (LR), current flows from an external power supply through a load connected to terminal 3 ("sink" output). This condition is maintained until the signal-input voltage rises to or exceeds the "high" reference voltage (HR), thereby effecting a change in the state of the flip-flop (memory) such that the output stage interrupts current flow in the external load. This condition, in turn, is maintained until such time as the signal again becomes equal to or less than the "low" reference voltage (VR).


Fig. 3 - Basic hysteresis switch (Schmitt trigger).

The CA3098 comparator is unique in that it contains circuit provisions to permit programmability. This feature provides flexibility to the designer to optimize quiescent power consumption, input-circuit characteristics, hysteresis, and additionally permits independent control of the comparator, namely, pulsing, strobing, keying, squelching, etc. Programmability is accomplished by means of the bias current ( $I_{\text {bias }}$ ) supplied to terminal 2.

An auxiliary means of controlling the magnitude of load-current flow at terminal 3 is provided by "sinking" current into terminal 5. Figs. 3 and 4 highlight the operation of the CA3098 when connected as a simple hysteresis switch (Schmitt trigger).

Sequence Input Signal Level | Output Voltage (V) |
| :---: | :---: | :---: |
| (Term. 3) |

Fig. 4 - Resultant output states of the CA3098, shown in Fig. 3 as a function of various input signal levels.

TYPICAL CHARACTERISTIC CURVES


Fig. 5 - Input-offset voltage ("low" reference) vs. programming bias current.


Fig. 7 - Input-offset voltage ("Iow reference) vs. ambient temperature.


Fig. 6 - Input-offset voltage ("high" reference) vs.' programming bias current.


Fig. 8 - Input-offset voltage ("high reference) vs. ambient temperature.

## Linear Integrated Circuits

## CA3098

TYPICAL CHARACTERISTIC CURVES (Cont'd)


Fig. 9 - Min. hysteresis voltage vs. programming bias current


Fig. 11 - Output saturation voltage vs. output sink current.


Fig. 13 - Total supply current vs. programming bias current


Fig. 10 - Min. hysteresis voltage vs. ambient temperature.


Fig. 12 - Output saturation voltage vs. ambient temperature.


Fig. 14 - Total supply current vs. ambient temperature.


Fig. 15 - Input bias current vs. programming bias current.

## TEST CIRCUIT



Fig. 16 - Input-offset voltage test circuit.


Fig. 17 - Min. hysteresis voltage, total supply current, and input-bias-current test circuit.


Fig. 18 - Switching time test circuit.

TYPICAL APPLICATIONS


Fig. 19 - Time delay circuit: Terıminal 3
"sinks" after $\tau$ seconds.


Fig. 20 - Time delay circuit: "sink" current interrupted after $\tau$ seconds.


Fig. 21 - Sine-wave to square-wave converter with duty-cycle adjustment ( $V_{1}$ and $V_{2}$ ).

## CA3098

## TYPICAL APPLICATIONS (Cont'd)



97c9-26767

Fig. 22(b) - Water level diagram for circuit of Fig. 22(a).

Notes (a) Motor pump is "ON" when water level rises above thermistor $\mathrm{TH}_{2}$.
(b) Motor pump remains "ON" until water level falls below thermistor $\mathrm{TH}_{1}$.
(c) Thermistors, operate in self-heating mode.

Fig. $22(a)$ - Water-level control.


Fig. 23 - OFF/ON control of triac with programmable hysteresis.


Fig. 24 - One-shot multivibrator.

## Programmable Comparator .- With Memory

## Features:



14-Lead Dual-in-Line
Plastic Package
with maximum operating voltage of 16 volts, or a dual power supply with a maximum operating voltage of $\pm 8$ volts. It can directly control currents up to 150 mA . It operates with microwatt standby power dissipation when the current to be

[^17]RCA-CA3099E* Programmable Comparator is a monolithic silicon integrated circuit designed to control high-operating-
current loads such as thyristors, lamps, relays, etc. The silicon integrated circuit designed to control high-operating-
current loads such as thyristors, lamps, relays, etc. The CA3099E can be operated with either a single power supply

## Applications:

- Control of relays, heaters, LED's, lamps, photo-sensitive devices, thyristors, solenoids, etc.
- Signal reconditioning
- Phase and frequency modulators
- On/off motor switching
- Schmitt triggers, level detectors
- Time delays
- Overvoltage, overcurrent, overtemperature protection
- Battery-operated equipment
- Square and triangular-wave generators
controlled is less than 30 mA . The CA3099E contains the following six (6) major circuit-function features (Figure 1):

1. Differential amplifiers and summer; the circuit uses two differential amplifiers, one to compare the input voltage with the "high" reference, and the other to compare the input with the "low" reference. The resultant output of the differential amplifiers actuates a summer circuit which delivers a trigger that initiates a change in state of a flip-flop.


Fig. 1-Block diagram of CA3099E programmable comparator.
(See page 3 for general description of circuit operation.)

## Linear Integrated Circuits

## CA3099E

Major Circuit-Function Features (Cont'd)
2. Flip-flop; the flip-flop functions as a bistable "memory" element that changes state in response to each trigger command.
3. Driver and output stages; these stages permit the circuit to "sink" maximum peak load currents up to 150 mA at terminal 3.
4. Programmable operating current; the circuit incorporates a separate terminal to permit programming the desired quiescent operating current and performance parameters.
5. Internal sources of reference voltage and programmable bias current; an integral circuit supplies a temperaturecompensated reference voltage $\left(\mathrm{V}_{\mathrm{b}} / 2\right)$ which is about $1 / 2$ of the externally applied bias voltage $\left(\mathrm{V}_{\mathrm{b}}\right)$. Additionally, integral circuitry can optionally be used to supply an uncompensated constant-current source of bias (lbias).
6. Voltage regulator; provides optional on-chip voltage regulation when power for the CA3099E is provided by an unregulated supply.

Maximum Ratings, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :

Supply Voltage Between Terminals 10 and 4,
9 and 4,8 and 4 . . . . . . . . . . 16.
Output Voltage Between Terminats 7 and 4, and 3 and 4 .
Differential input Voltage Between
Terminals 14 and 1 , and Terminals 13 and 14 . . 10 V
Operating Voltage Range:

, 4 \% \%

Input Current to Voltage Regulator (Term. 5) . . 25 mA
Programming Bias Current (Term. 2) . . . . . 1 mA
Output Current Control (Term. 7). . . . . . 15 mA
Power Dissipation:
Up to $T_{A}=55^{\circ} \mathrm{C}$. . . . . . . . . . 750 mW
Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$. . . . Derate Linearly at $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Ambient Temperature Range: -55 to $+125^{\circ} \mathrm{C}$
Storage . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
Lead Termperature (During Soldering):
At distance not less than $1 / 32$ inch ( 3.17 mm )
from seating plane for 10 s maximum . . . . +265

ELECTRICAL CHARACTERISTICS AT $T_{A}=25^{\circ} \mathrm{C}$ (Unless otherwise indicated)

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS <br> $\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$ Unless Otherwise Indicated | FIG. No. | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. | MAX. |  |
| Reference Voltage | $V_{\text {REF }}$ | Term. $9=12 \mathrm{~V}$, Term. $4=$ Grd, Term. $11=$ Test | - | 5.7 | 6 | 6.3 | V |
| Reference Voltage Temperature Coefficient |  |  | - | - | 100 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Regulated Supply Voltage | $V_{\text {REG }}$ | Term. 51 K to 12 V , Term. $4=$ Grd, Term. 610 K to Grd | 5 | 6 | 7.2 | 8 | V |
| Regulated Supply Voltage Temperature Coefficient |  |  | 5 | - | 2.9 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Voltage: <br> "Low" Reference | $V_{10}$ (LR) | $V_{\text {LR }}=G r d, V_{H R}=3 \mathrm{~V}, I_{\text {BIAS }}=100 \mu \mathrm{~A}$ | 20,6 | -8 | -3 | 2 | mV |
| "High' Reference | $V_{10}(H R)$ | $\mathrm{V}_{\mathrm{HR}}=\mathrm{Grd}, \mathrm{V}_{\text {LR }}=-3 \mathrm{~V}, \mathrm{I}_{\text {BIAS }}=100 \mu \mathrm{~A}$ | 20, 7 | -5 | $\pm 1$ | 5 |  |
| "Low" Reference Temp. Coefficient |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20, 8 | - | 4.5 | 20 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| "High" Reference Temp. Coefficient |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20,9 | - | $\pm 8.2$ | $\pm 20$ |  |
| Min. Hysteresis Voltage | $V_{1 O}(H R-L R)$ | $V_{\text {REG }}=6 \mathrm{~V}, \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{BIAS}}=100 \mu \mathrm{~A}$ | 21, 10 | - | 3 | 10 | mV |
| Min. Hysteres's Voltage Temperature Coefficient |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 11 | - | 6.7 | 20 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Output Saturation Voltage | $\mathrm{V}_{\text {CE }}(\mathrm{SAT})$ | $\mathrm{V}_{\mathbf{1}}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{REG}}=6 \mathrm{~V}, \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{BIAS}}=100 \mu \mathrm{~A}$ | 21,12,13 | - | 0.72 | 1.2 | V |
| Total Supply Current. Itotal "ON" | Itotal | $V_{1}=4 \mathrm{~V}, \mathrm{~V}_{\mathrm{REG}}=6 \mathrm{~V}, \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{BIAS}}=100 \mu \mathrm{~A}$ | 21,14,15 | 600 | 710 | 800 | $\mu \mathrm{A}$ |
| 'total "OFF" |  | $\mathrm{V}_{1}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{REG}}=6 \mathrm{~V}, \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{BIAS}}=100 \mu \mathrm{~A}$ | 21,14,15 | 420 | 560 | 750 |  |
| Input Bias Current: $I_{B}(p-n-p)$ | IIB | $\mathrm{V}_{\mathrm{I}}=4 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=6 \mathrm{~V}, \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{BIAS}}=100 \mu \mathrm{~A}$ | 21,16,17 | - | 33 | 200 | nA |
| $\mathrm{I}_{\mathrm{B}(\mathrm{n}-\mathrm{p}-\mathrm{n})}$ |  | $\mathrm{V}_{1}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{REG}}=6 \mathrm{~V}, \mathrm{~V}^{+}=12 \mathrm{~V}, \mathrm{I} \mathrm{BIAS}=100 \mu \mathrm{~A}$ | 21,16,17 | - | 20 | 60 |  |
| Output Leakage Current | ${ }^{1} \mathrm{CE}(\mathrm{OFF})$ | Current from Term. 3 when Q46 is "OFF" | - | - | - | 10 | $\mu \mathrm{A}$ |
| Internal Bias Current | $I_{\text {IBC }}$ |  | 18,19 | 120 | 200 | 280 |  |
| Switching Times. <br> Delay |  | $\begin{aligned} & \mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A} \\ & \mathrm{IBIAS}=100 \mu \mathrm{~A} \\ & \mathrm{~V}^{+}=5 \mathrm{~V} \\ & \mathrm{~V}_{\text {REG }}=2.5 \mathrm{~V} \end{aligned}$ |  |  |  |  | ns |
|  | ${ }_{\text {d }}$ |  | 22 | - | 600 | - |  |
| Fall | $t_{f}$ |  | 22 | - | 50 | - |  |
| Rise | $\mathrm{t}_{\mathrm{r}}$ |  | 22 | - | 500 | $\because$ |  |
| Storage | $t_{s}$ |  | 22 | - | 4.5 | - |  |



Fig.2-Schematic diagram of CA3099E.

## General Description of Circuit Operation (Refer to Fig.1)

When the signal-input voltage of the CA3099E is equal to or less than the "low" reference voltage (LR), current flows from an external power supply through a load connected to terminal 3 ("sink" output). This condition is maintained until the signal-input voltage rises to or exceeds the "high" reference voltage (HR), thereby effecting a change in the state of the flip-flop (memory) such that the output stage interrupts current flow in the external load. This condition, in turn, is maintained until such time as the signal again becomes equal to or less than the "low" reference voltage (VR).

The CA3099E comparator is unique in that it contains circuit provisions to permit programmability. This feature provides flexibility to the designer to optimize quiescent power consumption, input-circuit characteristics, hysteresis, and additionally permits independent control of the comparator, namely, pulsing, strobing, keying, squelching, etc. Programmability is accomplished by means of the bias current ( ${ }_{\text {bias }}$ ) supplied to terminal 2, As an alternative to externally supplied bias current, the CA3099E contains an internal
source of regulated bias current accessible at terminal 12. This internal source of bias current is developed by two alternative methods; in the first method, bias voltage ( $\mathrm{V}_{\mathrm{b}}$ ) applied at terminal 9 develops a source of temperaturecompensated reference voltage $\left(\approx \mathrm{V}_{\mathrm{b}} / 2\right)$ at terminal 11 and additionally supplies a source of bias current at terminal 12 via line " $A$ ". Alternately, when a positive supply voltage is applied at terminal 8, a source of constant-current biasing is provided at terminal 12 via line " $B$ ".

An auxiliary means of controlling the magnitude of load-current flow at terminal 3 is provided by "sinking" current into terminal 7. The CA3099E contains an on-chip voltage regulator which may optionally be used to regulate the voltages and bias currents (exclusive of the load current at terminal 3) needed for the operation of the IC.

Fig. 2 is the schematic diagram of the CA3099E. Figs. 3 and 4 are, respectively, functional and logic diagrams of CA3099E operation.

## Linear Integrated Circuits

## CA3099E



Fig.3-Functional diagram.


92552099

Fig.4-Logic diagram.

TYPICAL CHARACTERISTIC CURVES


Fig.5-Regulated supply voltage vs. ambient temperature


Fig.8-Input-offset voltage ("low" reference) vs. ambient temperature.


Fig. 11 -Min. hysteresis voltage vs. ambient temperature.


Fig.6-Input-offset voltage ("low'reference) vs. programming bias current.


Fig.9-Input-offset voltage ("high" reference) Fig. 10-Min. hysteresis voltage vs. programming vs. ambient temperature.


Fig. 12-Output saturation voltage vs. output sink current.


Fig.7-Input-offset voltage ("high"reference) vs. programming bias current

programming bias current ( $\mathrm{I}_{\text {bias }}$ )- $\mu \mathrm{A}$ a bias current.


Fig.13-Output saturation voltage vs. ambient temperature.


Fig. 14-Total supply current vs. programming bias current.


Fig. 17-Input bias current vs. ambient temperature.


Fig. 15-Total supply current vs. ambient temperature.


Fig. 18-Internal bias current vs. supply voltage.

CA3099E


Fig. 16-Input bias current vs. programming bias current.


Fig.19-Internal bias current vs. ambient temperature.

TEST CIRCUITS


TYPICAL APPLICATIONS


Fig.23(a)-Time delay circuit: Terminal 3 "sinks" after $\tau$ seconds.


Fig.23(b)-Time deiay circuit: "sink" current interrupted after $\tau$ seconds

## CA3099E



Fig.24-Sensitive temperature control.


Fig.26-One-shot multivibrator.


R1 for setting "high"reference voltage

RS FOR VARIATION OF HYSTERESIS ges-209ge

Fig.25-OFF/ON control of triac with programmable hysteresis.


Fig.27-Sine-wave to square-wave converter with duty-cycle adjustment ( $V_{1}$ and $V_{2}$ ).

## CA3290, CA3290A, CA3290B



## BiMOS Dual Voltage Comparators

With MOS/FET Input, Bipolar Output

```
Features:
- MOS/FET input stage:
    (a) Very high input impedance \(\left(Z_{\text {IN }}\right)\)
        \(-1.7 T \Omega\) typ.
    (b) Very low input current - 3.5 pA
        typ. at +5 V supply voltage
    (c) Low input-offset voltage \(\left(V_{10}\right)\) -
        to 6 mV max. (CA3290B)
    (d) Wide common-mode input-
        voltage range ( \(V_{\text {ICR }}\) ) - can be
        swung 1.5 V (typ.) below nega-
        tive supply-voltage rail
    (e) No phase reversal of output
        signal for input signals down to
        5 V below negative supply-
        voltage rail
    (f) MOS/FET input stage - zener
        diode protected
    ( \(g\) ) Virtually eliminates errors due
        to flow of input currents
- Wide supply-voltage range:
    Single supply - 4 to 36 Vdc
    Dual supply - \(\begin{gathered}+3.5 \\ -0.5\end{gathered} \quad\) to \(\pm 18 \mathrm{Vdc}\)
    (B-types up to 44 or \(\pm 22 \mathrm{Vdc}\) )
```


## Features:

```
- MOS/FET input stage:
(a) Very high input impedance \(\left(Z_{\mathbb{I N}}\right)\)
- 1.7 I \(\Omega\) typ.
Ver tow mput current - 3.5 pA
c) Low input-offset voltage ( \(V_{10}\) ) to 6 mV max. (CA3290B)
(d) Wide common-mode inputvoltage range ( \(V_{\text {ICR }}\) ) - can be swung \(1.5 \vee\) (typ.) below negative supply-voltage rail
(e) No phase reversal of output signal for input signals down to 5 V below negative supplyvoltage rail
(f) MOS/FET input stage - zener diode protected
(g) Virtually eliminates errors due to flow of input currents
Wide supply-voltage range:
Single supply - 4 to \(36 \mathrm{~V} d c\)
Dual supply - \({ }_{-0.5}^{+3.5} \quad\) to \(\pm 18 \mathrm{Vdc}\)
( \(B\)-types up to 44 or \(\pm 22 \vee d c\) )
```

- Very low supply-current drain 0.8 mA at +5 V
- Differential input-voltage range up to $\pm 36 \mathrm{~V}$
- Low output saturation voltage 120 mV at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MOS, and CMOS logic systems
- All types are rated for operation over the range of -55 to $+125^{\circ} \mathrm{C}$
- Stable Vio vs. time due to sourcefollower inputs


## Applications:

- High-source-impedance voltage comparators
- Long time delay circuits
- Square-wave generators
- A/D converters
- Window comparators


## SELECTION CHART

| Selection | Characteristic |  |  |  | Package \& Suffix |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \hline \text { Max. } \\ V_{10} \\ (m V) \end{gathered}$ | $\begin{gathered} \text { Max. } \\ I_{1} \\ (\mathrm{pA}) \end{gathered}$ | Min. AoL | $\begin{aligned} & \mathbf{V}^{+} \\ & \text {(V) } \end{aligned}$ | TO-5 |  | Plastic |  |
|  |  |  |  |  | Std. | $\begin{aligned} & \text { DIL- } \\ & \text { CAN } \end{aligned}$ | $\begin{gathered} 8- \\ \text { Ld. } \end{gathered}$ | $\begin{aligned} & 14- \\ & \text { Ld. } \end{aligned}$ |
| CA3290B | 6 | 30 | 50K | 44 | T | S | - | - |
| CA3290A | 10 | 40 | 25K | 36 | T | S | E | E1 |
| CA3290 | 20 | 50 | 25K | 36 | T | S | E | E1 |

The CA3290 is also available in chip form (H suffix)


Fig. $1 \rightarrow$ Basic CA3290 comparator.

## Linear Integrated Circuits

## CA3290, CA3290A, CA3290B

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY VOLTAGE:

## Single Supply:

CA32908 . . . . . . . . . . . . . . . . . . . . . . . . +44 V
CA3290A, CA3290 . . . . . . . . . . . . . . . . . . . . . +36 V
Dual Supply:
CA3290B . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
CA3290A, CA3290 . . . . . . . . . . . . . . . . . . . . . $\pm 18 \mathrm{~V}$
DIFFERENTIAL INPUT VOLTAGE . . . . . . . . . . . $\pm 36 \mathrm{~V}$ or $\pm\left[\left(\mathrm{V}^{+}-\mathrm{V}^{-}\right)+5 \mathrm{~V}\right]$
(whichever is less)
COMMON-MODE INPUT VOLTAGE . . . . . . . . . . . . . . $V^{+}+5 \vee$ to $V^{-}-5 \vee$
DEVICE DISSIPATION:
Up to $55^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . 630 mW
Above $55^{\circ} \mathrm{C}$. . . . . . . . . . . . . Derate linearly at $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
OUTPUT-TO-V- SHORT CIRCUIT DURATION* . . . . . . . . . . . CONTINUOUS
TEMPERATURE RANGE, ALL TYPES:
Operating . . . . . . . . . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$

Storage . . . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
INPUT TERMINAL CURRENT . . . . . . . . . . . . . . . . . . . . 1 mA
LEAD TEMPERATURE (DURING SOLDERING):
AT DISTANCE $1 / 16 \pm 1 / 32$ INCH ( $1.59 \pm 0.79 \mathrm{MM}$ )
FROM CASE FOR 10 SECONDS MAX.
$265^{\circ} \mathrm{C}$
*Short circuits from the output to $\mathrm{V}^{+}$cen cause excessive heating and eventual destruction of the device.


Fig. 2 - Schematic diagram of CA3290
(only one is shown).

## CIRCUIT DESCRIPTION

## The Basic Comparator

Fig. 1 shows the basic circuit diagram for one of the two comparators in the CA3290. It is generically similar to the industry-type " 139 " comparators, with PMOS transistors replacing $\mathrm{p}-\mathrm{n}-\mathrm{p}$ transistors as input stage elements. Transistors 01 through 04 comprise the differential input stage, with O 5 and 06 serving as a mirror-connected active load and differential-to-single-ended converter. . The differential input at Q1 and Q4 is amplified so as to toggle 06 in accordance with the input-signal polarity. For example, if $+\mathrm{V}_{\text {IN }}$ is greater than $-\mathrm{V}_{\text {IN }}, \mathrm{Q} 1, \mathrm{O} 2$, and current mirror transistors Q 5 and Q 6 will be turned off; transistors Q3, Q4, and Q7 will
be turned on, causing 08 to be turned off. The output is pulled positive when a load resistor is connected between the output and $\mathrm{V}^{+}$.

In essence, Q1 and Q4 function as sourcefollowers to drive Q2 and O3, respectively, with zener diodes D1 through D4 providing gate-oxide protection against input voltage transients (e.g., static electricity). The current flow in Q1 and Q 2 is established at approximately 50 microamperes by constantcurrent sources $I_{1}$ and $I_{3}$, respectively. Since Q1 and Q4 are operated with a constant current load, their gate-to-source voltage drops will be effectively constant as long as the input voltages are within the common-mode
range. As a result, the input offset voltage ( $\mathrm{V}_{\mathrm{GS}}(\mathrm{Q} 1)+\mathrm{V}_{\mathrm{BE}}(\mathrm{O2})-V_{\mathrm{BE}}(\mathrm{Q} 3)-V_{\mathrm{GS}}(\mathrm{Q4})$ ) will not be degraded when a large differential dc voltage is applied to the device for extended periods of time at high temperatures.
Additional voltage gain following the first stage is provided by transistors 07 and 08 . The collector of Q8 is open, offering the user a wide variety of options in applications. An additional discrete transistor can be added if it becomes necessary to boost the output sink-current capability.
The detailed schematic diagram for one com-
parator and the common current-source biasing is shown in Fig. 2. PMOS transistors Q9 through Q12 are the current-source elements identified in Fig. 1 as $I_{1}$ through $1_{4}$, respectively. Their gate-source potentials (VGS) are supplied by a common bus from the biasing circuit shown in the right-hand portion of the Fig. 2. The currents supplied by Q10 and Q12 are twice those supplied by 09 and Q11. The transistor geometries are appropriately scaled to provide the requisite currents with common $\mathrm{V}_{\mathrm{GS}}$ applied to O 9 through Q12.

ELECTRICAL CHARACTERISTICS at $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$

| CHARACTERISTIC | TEST CONDITIONS |  | VALUES |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CA3290B |  | CA3290A |  | CA3290 |  |  |
|  |  | $\mathrm{V}^{+}$ | Typ. | Max. | Typ. | Max. | Typ. | Max. |  |
| Input Offset Voltage, $\mathrm{V}_{10}$ | $\begin{gathered} V_{C M}=1.4 \mathrm{~V} \\ V_{\mathrm{O}}=1.4 \mathrm{~V} \end{gathered}$ | 5 V | 3.5 | - | 4.5 | - | 8.5 | - | mV |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \end{aligned}$ | $\pm 15 \mathrm{~V}$ | 3.5 | - | 8.5 | - | 8.5 |  |  |
| Temp. Coefficient of Input Offset Voltage, $\Delta V_{10^{\prime}} \Delta T$ |  |  | 8 | - | 8 | - | 8 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current, $I_{10}$ | $\mathrm{V}_{\mathrm{CM}}=1.4 \mathrm{~V}$ | 5 V | 2 | 22 | 2 | 28 | 2 | 32 | nA |
|  | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | 7 | 22 | 7 | 28 | 7 | 32 |  |
| Input Current, 1, ${ }^{\text {© }}$ | $\mathrm{V}_{\mathrm{CM}}=1.4 \mathrm{~V}$ | 5 V | 2.8 | 32 | 2.8 | 45 | 2.8 | 55 | $n \mathrm{~A}$ |
|  | $\mathrm{V}_{\text {CM }}=0 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | 13 | 32 | 13 | 45 | 13 | 55 |  |
| Supply Current, $1^{+}$ | $R_{L}=\infty$ | 5 V | 0.85 | 1.6 | 0.85 | 1 | 0.85 | 1.6 | mA |
|  |  | 30 V | 1.62 | 3.5 | 1.62 | 3 | 1.62 | 3.5 |  |
| Voltage Gain, AOL | $R_{L}=15 \mathrm{k} \Omega$ | $\pm 15 \mathrm{~V}$ | 150 | - | 150 | - | 150 | - | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | 103 | - | 103 | - | 103 | - | dB |
| Saturation <br> Voltage ISINK $=4 \mathrm{~mA}$ | $\begin{aligned} & V^{+}=5 \mathrm{~V} \\ & +V_{1}=0 \mathrm{~V} \\ & -V_{1}=1 \mathrm{~V} \end{aligned}$ | $+125^{\circ} \mathrm{C}$ | 0.22 | 0.7 | 0.22 | 0.7 | 0.22 | 0.7 | V |
|  |  | $-55^{\circ} \mathrm{C}$ | 0.1 | - | 0.1 | - | 0.1 | - |  |
| Output Leakage Current, IOL |  | 15 V | 65 | - | 65 | - | 65 | - | nA |
|  |  | 36 V | 130 | 1k | 130 | 1k | 130 | 1k |  |

[^18]
## Linear integrated Circuits

## CA3290, CA3290A, CA3290B

ELECTRICAL CHARACTERISTICS AT $T_{A}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | TEST COND. $v^{+}$ | LIMITS |  |  |  |  |  | $\begin{aligned} & \hline \mathbf{U} \\ & \mathbf{N} \\ & \mathbf{I} \\ & \mathbf{T} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA3290B |  |  | CA3290A |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage, $\begin{aligned} & \mathrm{V}_{10} \quad \begin{array}{l} \mathrm{V}_{\mathrm{CM}}=1.4 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{~V} \end{array} \end{aligned}$ | 5 V | - | 3 | 6 | - | 4 | 10 | mV |
| $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \end{gathered}$ | $\pm 15 \mathrm{~V}$ | - | 3 | 6 | - | 4 | 10 |  |
| $\begin{aligned} & \text { Input Current, I } \\ & \qquad V_{\mathrm{CM}}=1.4 \mathrm{~V} \end{aligned}$ | 5 V | - | 3.5 | 30 | - | 3.5 | 40 | pA |
| $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | - | 12 | 30 | - | 12 | 40 |  |
| $\begin{aligned} & \text { Input Offset Current, } I_{10} \\ & \qquad V_{C M}=1.4 \mathrm{~V} \end{aligned}$ | 5 V | - | 2 | 20 | - | 2 | 25 | pA |
| $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | - | 7 | 20 | - | 7 | 25 |  |
| $\begin{array}{r} \text { Common-Mode Input- } \\ \text { Voltage Range, } \mathrm{V}_{\text {ICR }} \\ \mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V} \end{array}$ | 5 V | $\begin{gathered} v^{+}-3.5 \\ v^{-} \\ \hline \end{gathered}$ | $\begin{array}{\|l\|} \hline v^{+}-3.1 \\ v^{-}-1.5 \\ \hline \end{array}$ | - | $\begin{gathered} \mathrm{v}^{+}-3.5 \\ \mathrm{v}^{-} \\ \hline \end{gathered}$ | $\begin{aligned} & v^{+}-3.1 \\ & v^{-}-1.5 \\ & \hline \end{aligned}$ | - | $V$ |
| $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | $\begin{gathered} v^{+}-3.8 \\ v^{-} \end{gathered}$ | $\begin{aligned} & \hline V^{+}-3.4 \\ & V^{-}-1.6 \end{aligned}$ | - | $\begin{gathered} v^{+}-3.8 \\ v^{-} \end{gathered}$ | $\begin{aligned} & \mathrm{V}^{+}-3.4 \\ & \mathrm{~V}^{-}-1.6 \end{aligned}$ | $\sim$ |  |
| Supply Current, $1^{+}$$\mathrm{R}_{\mathrm{L}}=\infty$ | 30 V | - | 1.35 | 3 | - | 1.35 | 3 | mA |
|  | 5 V | - | 0.8 | 1.4 | - | 0.8 | 1.4 |  |
| Voltage Gain, A OL$R_{L}=15 \mathrm{k} \Omega$ | $\pm 15 \mathrm{~V}$ | 50 | 800 | - | 25 | 800 | - | $\mathrm{V} / \mathrm{mV}$ |
|  |  | 94 | 118 | - | 88 | 118 | - | dB |
| Output Sink Current $V_{\mathrm{O}}=1.4 \mathrm{~V}$ | 5 V | 6 | 30 |  | 6 | 30 | - | mA |
| Saturation Voltage $\begin{array}{r} +V_{1}=0 \mathrm{~V} \\ -V_{1}=1 \mathrm{~V} \\ \mathrm{I}_{\mathrm{SINK}}=4 \mathrm{~mA} \end{array}$ | 5 V | - | 0.12 | 0.4 | - | 0.12 | 0.4 | V |
| Output Leakage Current, IOL | 15 V | - | 100 | - | - | 100 | - | A |
|  | 36 V | - | 500 | - | - | 500 | - |  |
| Response Time <br> $R_{\mathrm{L}}=5.1 \mathrm{k} \Omega \quad$ Rising Edge Falling Edge | 15 V | - | 1.2 | - | - | 1.2 | - | $\mu \mathrm{s}$ |
|  |  | - | 200 | - | - | 200 | - | ns |
| Common-Mode Rejection Ratio, CMRR | $\pm 15 \mathrm{~V}$ | - | 44 | 316 | - | 44 | 562 | V/V |
|  | 5 V | - | 100 | 316 | - | 100 | 562 |  |
| Power-Supply Rejection Ratio, PSRR | $\pm 15 \mathrm{~V}$ | - | 15 | 316 | - | 15 | 316 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large-Signal Response Time $\mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega$ | 15 V | - | 500 | - | - | 500 | - | ns |
|  | 5 V | - | 400 | - | - | 400 | - |  |

Voltage Comparators
CA3290, CA3290A, CA3290B
ELECTRICAL CHARACTERISTICS AT TA $=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | TEST COND. $v^{+}$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA3290 |  |  |  |
|  |  | Min. | Typ. | Max. |  |
| Input Offset Voltage, $\begin{array}{ll} V_{10} & V_{C M}=1.4 \mathrm{~V} \\ V_{\mathrm{O}}=1.4 \mathrm{~V} \\ \hline \end{array}$ | 5 V | - | 7.5 | 20 | mV |
| $\begin{gathered} \mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \end{gathered}$ | $\pm 15 \mathrm{~V}$ | - | 7.5 | 20 |  |
| Input Current, II |  |  |  |  | pA |
| $\mathrm{V}_{C M}=1.4 \mathrm{~V}$ | 5 V | - | 3.5 | 50 |  |
| $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | - | 12 | 50 |  |
| Input Offset Current, $\mathrm{I}_{10}$ |  | - | 2 | 30 | pA |
| $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | - | 7 | 30 |  |
| Common-Mode InputVoltage Range, $\mathrm{V}_{\text {ICR }}$ |  |  |  |  | V |
| $V_{\mathrm{O}}=1.4 \mathrm{~V}$ | 5 V | $\begin{gathered} v^{+}-3.5 \\ v^{-} \end{gathered}$ | $\begin{aligned} & v^{+}-3.1 \\ & v^{-}-1.5 \end{aligned}$ | - |  |
| $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | $\pm 15 \mathrm{~V}$ | $\mathrm{V}^{+}-3.8$ $\mathrm{~V}^{-}$ | $\begin{aligned} & v^{+}-3.4 \\ & v^{-}-1.6 \end{aligned}$ | - |  |
| Supply Current, $1^{+}$$R_{L}=\infty$ | 30 V | - | 1.35 | 3 | mA |
|  | 5 V | - | 0.8 | 1.4 |  |
| Voltage Gain, $\mathrm{A}_{\mathrm{OL}}$$\mathrm{R}_{\mathrm{L}}=15 \mathrm{k} \Omega$ | $\pm 15 \mathrm{~V}$ | 25 | 800 | - | $\mathrm{V} / \mathrm{mV}$ |
|  |  | 88 | 118 | - | dB |
| Output Sink Current $V_{0}=1.4 \mathrm{~V}$ | 5 V | 6 | 30 | - | mA |
| Saturation Voltage $\begin{array}{r} +V_{1}=0 \mathrm{~V}, \\ -V_{1}=1 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{SINK}}=4 \mathrm{~mA} \\ \hline \end{array}$ | 5 V | - | 0.12 | 0.4 | V |
| Output Leakage Current, ${ }^{\prime} \mathrm{OL}$ | 15 V | - | 100 | - | pA |
|  | 36 V | - | 500 | - |  |
| $\begin{array}{cc}\text { Response Time } & \\ \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega & \text { Rising Edge } \\ & \text { Falling Edge }\end{array}$ | 15 V |  |  |  |  |
|  |  | - | 1.2 | - | $\mu \mathrm{s}$ |
|  |  | - | 200 | - | ns |
| Common-Mode Rejection Ratio, CMRR | $\pm 15 \mathrm{~V}$ | - | 44 | 562 | $\mu \mathrm{V} / \mathrm{V}$ |
|  | 5 V | - | 100 | 562 |  |
| Power-Supply Rejection Ratio, PSRR | $\pm 15 \mathrm{~V}$ | - | 15 | 316 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large-Signal Response Time $R_{L}=5.1 \mathrm{k} \Omega$ | 15 V | - | 500 | - | ns |
|  | 5 V | - | 400 | - |  |

## Linear Integrated Circuits

## CA3290, CA3290A, CA3290B

## TERMINAL ASSIGNMENTS




Fig. 3-Supply current as a function
of supply voltage (both amplifiers).


Fig. 5 - Input current as a function of input common-mode voltage.


Fig. 7 - Negative common-mode input voltage range as a function of supply voltage.


92Cs-30048
Fig. 4 - Input current as a function of input common-mode voltage.


Fig. 6 - Positive common-mode input voltage range as a function of supply voltage.


Fig. 8 - Input current as a function of ambient temperature.

CA3290, CA3290A, CA3290B


Fig. 9 - Output saturation voltage as a function of output sink current.




92CM-3005?
Fig. 11 - Non-inverting comparator response-time test circuit and waveforms.



WITH $C_{c}$
TOP TRACE $\approx 4.5 \mathrm{mV} / \mathrm{OIV}^{2}=V_{1 \mathrm{~N}}$ BOTTOM TRACE $=10 \mathrm{~V} / \mathrm{DIV}=\mathrm{VOUT}$ $\mathrm{H}=5 \mu \mathrm{~s} / \mathrm{DIV}$


WITHOUT $C_{c}$
TOP TRACE $\approx 4.5 \mathrm{mV}$ VIV
BOTTOM TRACE $=10 \mathrm{~V} / \mathrm{DIV}$
$\mathrm{H}=5 \mu \mathrm{~s} / \mathrm{DIV}$
92CM-30059R1

Fig. 10 - Parasitic-oscillations test circuit and associated waveforms.


Fig. 12 - Inverting comparator response-time test circuit and waveforms.

## Linear Integrated Circuits

# OPERATING CONSIDERATIONS 

## Input Circuit

The use of MOS transistors in the input stage of the CA3290 series circuits provides the user with the following features for comparator applications:

1. Ultra-high input impedance ( $\cong 1.7 \mathrm{~T} \Omega$ );
2. The availability of common-mode rejection for input signals at potentials below that of the negative powersupply rail;
3. Retention of the in-phase relationship of the input and output signals for input signals below the negative rail.
Although the CA3290 employs rugged bipolar (zener) diodes for protection of the input circuit, the input-terminal currents should not exceed 1 mA . Appropriate seriesconnected limiting resistors should be used in circuits where greater current flows might exist, allowing the signal input voltage to be greater than the supply voltage without damaging the circuit.

## Output Circuit

The output of the CA3290 is the open collector of an $n-p-n$ transistor, a feature providing flexibility in a broad range of comparator applications. An output ORing function can be implemented by parallel-connection of the open collectors. An output pull-up resistor can be connected to a power supply having a voltage range within the rating of the particular CA3290 in use; the magnitude of this voltage may be set at a value which is independent of that applied to the $\mathrm{V}^{+}$ terminal of the CA3290.

## Parasitic Oscillations

The ideal comparator has, among other features, ultra-high input impedance, high gain, and wide bandwidth. These desirable characteristics may, however, produce parasitic oscillations unless certain precautions are observed to minimize the stray capacitive
coupling between the input and output terminals. Parasitic oscillations manifest themselves during the output voltage transition intervals as the comparator switches states. For high source impedances, stray capacitance can induce parasitic oscillations. The addition of a small amount ( 1 to 10 mV ) of positive feedback (hysteresis) produces a faster transition, thereby reducing the likelihood of parasitic oscillations. Furthermore, if the input signal is a pulse waveform, with relatively rapid rise and fall times, parasitic tendencies are reduced.
When dual comparators, like the CA3290, are packaged in an 8 -lead configuration, the output terminal of each comparator is adjacent to an input terminal. The lead-to-lead capacitance is approximately 1 pF , which may be sufficient to cause undesirable feedback effects in certain applications. Circuit factors such as impedance levels, supply voltage, toggling rate, etc., may increase the possibility of parasitic oscillations. To minimize this potential oscillatory condition, it is recommended that for source impedances greater than $1 \mathrm{k} \Omega$ a capacitor $\geqslant 1-2 \mathrm{pF})$ be connected between the appropriate input terminal and the output terminal. (See Fig. 10.)

The CA3290A and CA3290 are also supplied in a 14 -lead dual-in-line plastic package. To minimize the possibility of parasitic oscillations the input and output terminals are positioned on opposite sides of the package. In addition, there are two leads between the output terminal of each comparator and its corresponding inverting input terminal, reducing the input/output coupling significantly. These leads $(8,9,13,14)$ should be tied to either the $\mathrm{V}^{+}$or V - supply rail. If either comparator is unused, its input terminals should also be tied to either the $\mathrm{V}^{+}$ or V - supply rail.

## TYPICAL APPLICATIONS

## Light-Controlled One-Shot Timer

In Fig. 13 one comparator (A1) of the CA3290 is used to sense a change in photo diode current. The other comparator (A2) is configured as a one-shot timer and is triggered by the output of A1. The output of the circuit will switch to a low state for approximately 60 seconds after the light source to the photo diode has been interrupted. The circuit operates at normal room lighting levels. The sensitivity of the circuit may be adjusted by changing the valués of R1 and R2. The ratio of R1 to R2 should be
constant to insure constant reverse voltage bias on the photo diode.

## Low-Frequency Multivibrator

In this application, one-half of the CA3290 is used as a conventional multivibrator circuit. Because of the extremely high input impedance of this device, large values of timing resistor (R1) may be used for long time delays with relatively small leakage timing capacitors. The second half of the CA3290 is used as an output buffer to insure that the multivibrator frequency will not be affected by output loading.


92Cs-30039
Fig. 13 - Light-controlled qne-shot timer.


Fig. 14 - Low-frequency multivibrator.

## Window Comparator

Both halves of the CA3290 can be used in a high input-impedance window comparator as shown in Fig. 15. The LED will be
turned "on" whenever the input signal is above the lower limit $\left(V_{L}\right)$ but below the upper limit ( $V U$ ), as determined by the R1/R2/R3 resistor divider.


Fig. 15 - Window comparator.

## Linear Integrated Circuits

## CA3290, CA3290A, CA3290B

## LED Bar Graph Driver

The circuit in Fig. 16 demonstrates the use of the CA3290 in a bar graph display. The non-inverting inputs of both comparators are tied to the voltage divider reference and the input signal is applied to both of the
invelting inputs. The LED for a particular comparator will be turned "on" when the input voltage reaches the voltage on the resistor divider reference. The CA3290 is ideal for this application where input-signal loading is critical even though many comparator inputs are driven in parallel.


Fig. 16 - LED bar-graph driver.


The photographs and dimensions of each COS/MOS chip represent a chip when it is part of the wafer When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually $7 \mathrm{mils}(0.17 \mathrm{~mm})$ larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$.

## CA139, CA239, CA339 Types



14-Lead Dual-In-LIne "E" Suffix - Standard Plastic Package

## Quad Voltage Comparators

For Industrial, Commerical, and Military Applications

## "E" Suffix Types - Standard Dual-In-LIne

 Plastlc Package
## Features:

- Operation from single or dual supplies
- Common-mode input-voltage range to ground
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS
- Differential input-voltage range equal to the supply voltage
- Maximum input-offset voltage (Vio):

CA139A, CA239A, CA339A - 2 mV CA139, CA239, CA339-5 mV

- Replacement for industry types 139, 239, 339, 139A, 239A, and 339A

The RCA-CA139, CA239, CA339, CA139A, CA239A, and CA339A types consist of four independent single- or dualsupply voltage comparators on a single monolithic substrate. The common-mode input voltage range includes ground even when operated from a single supply, and the low power supply current drain makes these comparators suitable for battery operation. These types were designed to directly interface with TTL and CMOS.

Types CA139A, CA239A, and CA339A have all the features and characteristics of their prototype counter parts CA139, CA239, and CA339 plus an even lower input-offset-voltage characteristic. These devices are supplied in a 14-lead dual-in-line plastic package ( E suffix). The CA339 is also available in chip form ( H suffix).

## Applications:

- Square-wave generators
- Time-delay generators
- Pulse generators
- Multivibrators
- High-voltage digital logic gates
- A/D converters
- MOS clock timers


92Cs-24149

Fig. 1 - Functional diagram.

## Linear Integrated Circuits

## CA139, CA239, CA339 Types

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :

| DC SUPPLY VOLTAGE | 36 V or $\pm 18 \mathrm{~V}$ |
| :---: | :---: |
| DC DIFFERENTIAL INPUT VOLTAGE | $\pm 36 \mathrm{~V}$ |
| INPUT VOLTAGE | -0.3 V to +36 V |
| INPUT CURRENT ( $\mathrm{V}_{1}<-0.3 \mathrm{~V}$ )* | 50 mA |
| OUTPUT SHORT CIRCUIT TO GROUND ${ }^{\text {© }}$ <br> (Single Supply) | Continuous |
| DEVICE DISSIPATION: |  |
| Up to $T_{A}=55^{\circ} \mathrm{C}$ | 750 mW |
| Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | derate linearly at $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| AMBIENT TEMPERATURE RANGE: |  |
| Operating | -55 to $+125^{\circ} \mathrm{C}$ |
| Storage | -65 to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 seconds max. | $+265^{\circ} \mathrm{C}$ |

[^19]

Fig. 2-Schematic diagram

Voltage Comparators CA139, CA239, CA339 Types

ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | TEST CONDITIONS |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $v^{+}=5 V$ <br> Unless otherwise indicated |  | CA139 |  |  | CA139A |  |  |  |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset Voltage ( $\mathrm{V}_{10}$ ) At Output Switch Point $V \cong 1.4 \mathrm{~V}$ | $\begin{aligned} & V_{\mathrm{REF}}= \\ & 1.4{\mathrm{~V}, \mathrm{R}_{\mathrm{S}}}=0 \end{aligned}$ | $25^{\circ} \mathrm{C}$ | - | 2 | 5 | - | 1 | 2 | mV |
|  |  | Note 1 | - | - | 9 | - | - | 4 |  |
| Differential Input Voltage ( $\mathrm{V}_{10}$ ) | Keep all inputs $\geqslant 0 \mathrm{~V}$ for $\mathrm{V}^{-}$(If used), Notes 1, 2 |  | - | - | 36 | - | - | 36 | V |
| Saturation Voltage ( $\mathrm{V}_{\text {sat }}$ ) | $\begin{aligned} & \mathrm{V}_{1}^{-}=1 \mathrm{~V}, \\ & \mathrm{~V}_{1}^{+}=0 \mathrm{~V}, \\ & \mathrm{I}_{\text {SINK }} \leqslant \\ & 4 \mathrm{~mA} \end{aligned}$ | $25^{\circ} \mathrm{C}$ | - | 250 | 400 | - | 250 | 400 | mV |
|  |  | Note 1 | - | - | 700 | - | - | 700 |  |
| Common-Mode <br> Input Voltage <br> Range ( $V_{\text {ICR }}$ ) | Note 3 | $25^{\circ} \mathrm{C}$ | 0 | - | $\mathrm{V}^{+}-1.5$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
|  |  | Note 1 | 0 | - | $\mathrm{V}^{+}-2$ | 0 | - | $\mathrm{V}^{+}-2$ |  |
| Input Offset Current ( $1_{10}$ ) | $1_{1}^{+}-11^{-}$ | $25^{\circ} \mathrm{C}$ | - | 3 | 25 | - | 3 | 25 | nA |
|  |  | Note 1 | - | - | 100 | - | - | 100 |  |
| Input Bias Current ( $I_{1 B}$ ) | $11^{+} \text {or } 1_{1}^{-}$ <br> with Output <br> in Linear <br> Range | $25^{\circ} \mathrm{C}$ | - | 25 | 100 | - | 25 | 100 | nA |
|  |  | Note 1 | - | - | 300 | - | - | 300 |  |
| Supply Current ( $(1)^{+}$) | $R_{L}=\infty$ on all comparators, $T_{A}=25^{\circ} \mathrm{C}$ |  | - | 0.8 | 2 | - | 0.8 | 2 | mA |
| Output Leakage Current | $\begin{aligned} & \mathrm{V}_{1}^{+} \geqslant 1 \mathrm{~V}, \\ & \mathrm{~V}_{1}^{-}=0, \\ & \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V} \end{aligned}$ | $25^{\circ} \mathrm{C}$ | - | 0.1 | - | - | 0.1 | - | nA |
|  | $\begin{aligned} & \mathrm{v}_{1}^{+} \geqslant 1 \mathrm{v} \\ & \mathrm{v}_{1}^{-}=0, \\ & \mathrm{v}_{\mathrm{O}}=30 \mathrm{v} \end{aligned}$ | Note 1 | - | - | 1 | - | - | 1 | $\mu \mathrm{A}$ |
| Output Sink Current | $\begin{aligned} & \mathrm{V}_{1}^{-} \geqslant 1 \mathrm{~V}, \\ & \mathrm{~V}_{1}^{+}=0, \\ & \mathrm{~V}_{\mathrm{O}} \leqslant+1.5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |  | 6 | 16 | - | 6 | 16 | - | mA |
| Voltage Gain ( $\mathrm{AOL}^{\text {) }}$ | $\begin{aligned} & R_{\mathrm{L}} \geqslant 15 \mathrm{k} \Omega, \mathrm{I} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\mathrm{V}^{+}=15 \mathrm{~V} .$ | - | 200 | - | 50 | 200 | - | $\mathrm{V} / \mathrm{mV}$ |
| Large Signal Response Time | $\begin{aligned} & V_{1}=T T L L O \\ & \text { Swing, } V_{R E F} \\ & +1.4 \mathrm{~V}, V_{R L} \\ & R_{L}=5.1 \mathrm{k} \Omega \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | gic $\begin{aligned} & F= \\ & =50 \mathrm{~V} . \end{aligned}$ | - | 300 | - | - | 300 | - | ns |
| Response Time See Figs. 5 \& 6 | $\begin{aligned} & V_{R L}=5 \mathrm{~V}, \\ & R_{L}=5.1 \mathrm{k} \Omega \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | - | 1.3 | - | - | 1.3 | - | $\mu \mathrm{s}$ |

Note 1: Ambient Temperature ( $T_{A}$ ) applicable over operating temperature range as shown below. $\left.\left.\begin{gathered}\text { CA } 139 \\ \text { CA } 139 A\end{gathered}\left(-55\right.$ to $\left.+125^{\circ} \mathrm{C}\right) \right\rvert\, \begin{gathered}\text { CA239 } \\ \text { CA239A }\end{gathered}\left(-25\right.$ to $\left.+85^{\circ} \mathrm{C}\right) \right\rvert\, \begin{gathered}\text { CA339 } \\ \text { CA339A }\end{gathered}\left(0\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$
Note 2: The comparator will provide a proper output state even if the positive swing of the inputs exceeds the power supply voltage level, if the other input remains within the common-mode voltage range. The low input voltage state must not be less than -0.3 V for 0.3 V below the magnitude of the negative power supply, if used).
Note 3: The upper end of the common-mode voltage range is $\left(\mathrm{V}^{+}\right)-1.5 \mathrm{~V}$, but either or both inputs can go to $+30 \vee$ without damage.

Linear Integrated Circuits

## CA139, CA239, CA339 Types

ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V^{+}=5 \mathrm{~V}$ <br> Unless otherwise indicated |  | CA239, CA339 |  |  | CA239A, CA339A |  |  |  |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Offset <br> Voltage ( $\mathrm{V}_{10}$ ) <br> At Output Switch <br> Point $V \cong 1.4 \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}}= \\ & 1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \end{aligned}$ | $25^{\circ} \mathrm{C}$ | - | 2 | 5 | - | 1 | 2 | mV |
|  |  | Note 1 | - | - | 9 | - | - | 4 |  |
| Differential Input Voltage ( $\mathrm{V}_{\mathrm{ID}}$ ) | Keep all inputs $\geqslant 0$ V for $\mathrm{V}^{-}$(If used), Notes 1, 2 |  | - | - | 36 | - | - | 36 | V |
| Saturation Voltage ( $V_{\text {sat }}$ ) | $\begin{aligned} & \mathrm{V}_{1}^{-}=1 \mathrm{~V}, \\ & \mathrm{~V}_{1}^{+}=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{IINK}} \leqslant \\ & 4 \mathrm{~mA} \end{aligned}$ | $25^{\circ} \mathrm{C}$ | - | . 250 | 400 | - | 250 | 400 | mV |
|  |  | Note 1 | - | - | 700 | - | - | 700 |  |
| Common-Mode Input Voltage Range ( $V_{I C R}$ ) | Note 3 | $25^{\circ} \mathrm{C}$ | 0 | - | $\mathrm{V}^{+}-1.5$ | 0 | - | $\mathrm{V}^{+}-1.5$ | V |
|  |  | Note 1 | 0 | - | $\mathrm{v}^{+}-2$ | 0 | - | $\mathrm{v}^{+}-2$ |  |
| $\begin{array}{\|l\|} \hline \text { Input Offset } \\ \text { Current }\left(1_{10}\right) \\ \hline \end{array}$ | $11^{+}-1{ }^{-}$ | $25^{\circ} \mathrm{C}$ | - | 5 | 50 | - | 5 | 50 | nA |
|  |  | Note 1 | - | - | 150 | - | - | 150 |  |
| Input Bias Current ( ${ }^{\prime}{ }^{\prime}$ ) | $1_{1}^{+}$or $11{ }^{-}$ with Output in Linear Range | $25^{\circ} \mathrm{C}$ | - | 25 | 250 | - | 25 | 250 | nA |
|  |  | Note 1 | - | - | 400 | - | - | 400 |  |
| Supply Current ( $1^{+}$) | $\mathrm{R}_{\mathrm{L}}=\infty$ on all comparators, $T_{A}=25^{\circ} \mathrm{C}$ |  | - | 0.8 | 2 | - | 0.8 | 2 | mA |
| Output Leakage Current | $\begin{aligned} & \mathrm{V}_{1}^{+} \geqslant 1 \mathrm{~V}, \\ & \mathrm{~V}_{1}^{-}=0, \\ & \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V} \\ & \mathrm{~V}_{1}^{+} \geqslant 1 \mathrm{~V}, \\ & \mathrm{~V}_{1}^{-}=0, \\ & \mathrm{~V}_{\mathrm{O}}=30 \mathrm{~V} \\ & \hline \end{aligned}$ | $25^{\circ} \mathrm{C}$ | - | 0.1 | - | - | 0.1 | - | nA |
|  |  | Note 1 | - | - | 1 | - | - | 1 | $\mu \mathrm{A}$ |
| Output Sink Current | $\begin{aligned} & \mathrm{V}_{1}^{-} \geqslant 1 \mathrm{~V}, \\ & V_{1}^{+}=0, \\ & V_{O} \leqslant+1.5 \mathrm{~V}, \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 6 | 16 | - | 6 | 16 | - | mA |
| Voltage Gain ( $\mathrm{AOL}^{\text {L }}$ ) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geqslant 15 \mathrm{k} \Omega, \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | $i^{+}=15 \mathrm{~V},$ | - | 200 | - | 50 | 200 | - | $\mathrm{V} / \mathrm{mV}$ |
| Large Signal Response Time | $V_{1}=$ TTL Log <br> Swing, $V_{\text {REF }}$ <br> $+1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=$ <br> $R_{L}=5.1 \mathrm{k} \Omega$, <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { gic } \\ & == \\ & =50 \mathrm{~V} . \end{aligned}$ | - | 300 | - | - | 300 | - | ns |
| Response Time See Figs. 5 \& 6 | $\begin{aligned} & V_{R L}=5 \mathrm{~V}, \\ & R_{\mathrm{L}}=5.1 \mathrm{k} \Omega, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | - | 1.3 | - | - | 1.3 | - | $\mu \mathrm{s}$ |

Note 1: Ambient Temperature ( $T_{A}$ ) applicable over operating temperature range as shown below.

Note 2: The comparator will provide a proper output state even if the positive swing of the inputs exceeds the power supply voltage level, if the other input remains within the common-mode voltage range. The low input voltage state must not be less than -0.3 V for 0.3 V below the magnitude of the negative power supply, if used).
Note 3: The upper end of the common-mode voltage range is $\left(\mathrm{V}^{+}\right)-1.5 \mathrm{~V}$, but either or both inputs can go to $+30 \vee$ without damage.

TYPICAL CHARACTERISTICS


Fig. 3-Supply current vs. supply voltage.


Fig. 5-Response time for various input overdrives-negative transition.

Fig. 7-Output saturation voltage vs. output sink current.


Fig. 4-Input current vs. supply voltage.


Fig. 6-Response time for various input overdrives-positive transition.

## Chip Version (CA339H)



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$.

## Data Conversion Circuits Technical Data

A/D Converters ..... Page
CA3162 ..... 308
CA3300 ..... 316
CA3308 ..... 327
Display Drivers
CA3081 ..... 332
CA3082 ..... 332
CA3161 ..... 335
CA3168 ..... 339
CA3207*: ..... 343
CA3208* ..... 343

[^20]
## Linear Integrated Circuits

## CA3162E



## A/D Converter for 3-Digit Display

## Features:

- Dual-slope $A / D$ conversion
- Multiplexed $B C D$ display
- Ultra-stable internal band-gap voltage reference
- Capable of reading 99 mV below ground with single supply
- Differential input
- Internal timing - no external clock required
- Choice of low-speed $[4-\mathrm{Hz}]$ or highspeed [96-Hz] conversion rate
- "Hold" inhibits conversion but maintains delay
- Overrange indication - "EEE" for reading greater than +999 mV , "-" for reading more negative than -99 mV when used with CA3161E BCD-to-Seven Segment Decoder/ Driver

The CA3162E is an $I^{2} L$ monolithic $A / D$ converter that provides a 3 -digit multiplexed BCD output. It is used with the CA3161E BCD-to-Seven-Segment Decoder/Driver* and a minimum of external parts to implement a complete 3 -digit display.
The CA3162 is supplied in 16-lead dual-in-line plastic package ( E suffix). The CA3162 is also available in chip form ( H suffix).
*The CA3161E is described in RCA data bulletin File No. 1079.


Fig. 1 - Functional block diagram of the CA3162E.

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY VOLTAGE (between terminals 7 and 14) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V
INPUT VOLTAGE (terminal 10 or 11 to ground)
$\pm 15 \mathrm{~V}$
DEVICE DISSIPATION:

Above $\mathrm{T}_{A}=+55^{\circ} \mathrm{C}$
derate linearly at $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:

Storage.
-65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 seconds max.
$+265^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}+=5 \mathrm{~V}$, Zero pot centered, gain pot $=2.4 \mathrm{k} \Omega$ unless otherwise stated

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Operating Supply <br> Voltage Range, $\mathrm{V}^{+}$ |  | 4.5 | 5 | 5.5 | V |
| Supply Current, $1^{+}$ | $100 \mathrm{k} \Omega$ to $\mathrm{V}^{+}$on terms. $3,4,5$ | - | - | 17 | mA |
| Input Impedance, $\mathrm{Z}_{1}$ |  | - | 100 | - | M 2 |
| Input Bias Current, $\mathrm{I}_{\mathrm{B}}$ | Terms. 10 and 11 | - | -80 | - | nA |
| Unadjusted Zero Offset | $\mathrm{V}_{11}-\mathrm{V}_{10}=0 \mathrm{~V}$, read decoded output | -12 | - | +12 | mV |
| Unadjusted Gain | $\begin{aligned} & \mathrm{V}_{11}-\mathrm{V}_{10}=900 \mathrm{mV} \text {, read } \\ & \text { decoded output } \end{aligned}$ | 846 | - | 954 | mV |
| Linearity | See Notes 1 and 2 | -1 | - | +1 | Count |
| Conversion Rate: Slow Mode | Term. $6=$ open or gnd | - | 4 | - | Hz |
| Fast Mode | Term. $6=5 \mathrm{~V}$ | - | 96 | - |  |
| Conversion Control Voitage (Hold Mode) at Terminal 6 |  | 0.8 | 1.2 | 1.6 | V |
| Common-Mode input Voltage Range, $\mathrm{V}_{\text {ICR }}$ | See Note 3, 4 | -0.2 | - | +0.2 | V |
| BCD Sink Current at terms. 1,2,15,16 | $\mathrm{V}_{\mathrm{BCD}} \geqslant 0.5 \mathrm{~V}$, at logic zero state | 0.4 | 1.6 | - | mA |
| Digit Select Sink Current at terms. 3,4,5 | $\begin{gathered} V_{\text {Digit Select }}=4 \mathrm{~V} \text { at logic } \\ \text { zero state } \end{gathered}$ | 1.6 | 2.5 | - | mA |
| Zero Temperature Coefficient | $\begin{aligned} & \mathrm{V}_{1}=0 \mathrm{~V} \text {, zero pot } \\ & \text { centered } \end{aligned}$ | - | 10 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{V}$ |
| Gain Temperature Coefficient | $\begin{aligned} \mathrm{V}_{\mathrm{I}} & =900 \mathrm{mV}, \text { gain pot } \\ & =2.4 \mathrm{kS} \end{aligned}$ | - | 0.005 | - | \% ${ }^{10} \mathrm{C}$ |

## Notes:

1. Apply zero volts across $\mathrm{V}_{11}$ to $\mathrm{V}_{10}$. Adjust zero potentiometer to give 000 mV reading. Apply 900 mV to input and adjust gain potentiometer to give 900 mV reading.
2. Linearity is measured as a difference from a straight line drawn through zero and positive full scale. Limits do not include $\pm 0.5$ count bit digitizing error.
3. For applications where negative terminal 10 is not operated at terminal 7 potential, a return path of not more than $100 \mathrm{k} \Omega$ resistance must be provided for input bias currents.
4. The common-mode input voltage above ground cannot exceed +0.2 V if the full input signal range of 999 mV is required at terminal 11. That is, terminal 11 may not operate higher than 1.2 V positive with respect to ground or 0.2 V negative with respect to ground. If the maximum input signal is less than 999 mV , the common-mode input voltage may be raised accordingly.

## Linear Integrated Circuits

## CA3162E

## Circuit Description

The functional block diagram of the CA3162E is shown in Fig. 1. The heart of the system is the V/I converter and reference-current generator. The V/I converter converts the input voltage applied between terminals 10 and 11 to a current that charges the integrating capacitor on terminal 12 for a predetermined time interval. At the end of the charging interval, the $\mathrm{V} / \mathrm{I}$ converter is disconnected from the integrating capacitor, and a band-gap reference constant-current source of opposite polarity is connected. The number of clock counts that elapse before the charge is restored to its original value is a direct measure of the signal induced current. The restoration is sensed by the comparator, which in turn latches the counter. The count is then multiplexed to the BCD outputs.
The timing for the CA3162E is supplied by a $786-\mathrm{Hz}$ ring oscillator, and the input at terminal 6 determines the sampling rate. A 5-V input provides a high-speed sampling rate ( 96 Hz ), and grounding or
floating terminal 6 provides a low-speed ( 4 Hz ) sampling rate. When terminal 6 is fixed at +1.2 V (by placing a 12 K resistor between terminal 6 and the $+5 \cdot \mathrm{~V}$ supply) a "hold" feature is available. While the CA3162E is in the hold mode, sampling continues at 4 Hz but the display data are latched to the last reading prior to the application of the 1.2 V . Removal of the 1.2 V restores continuous display changes. Note, however, that the sampling rate remains at 4 Hz .

Fig. 3 shows the timing of sampling and digit select pulses for the high-speed mode. Note that the basic A/D conversion process requires approximately 5 ms in both modes.
The "EEE" or ".-." displays indicate that the range of the system has been exceeded in the positive or negative direction, respectively. Negative voltages to -99 mV are displayed with the minus sign in the MSD. The BCD code is 1010 for a negative overrange ( $(\cdots)$ and 1011 for a positive overrange (EEE).


Fig. 2-Basic digital readout system using the CA3162E and the CA3161E.


Fig. 3-High speed mode timing diagram.
CA3162E Liquid Urystal Display (LCD)
Application
Fig. 4 shows the CA3162E in a typical LCD application. LCD's may be used in
favor of LED displays in applications requiring lower power dissipation, such as battery-operated equipment, or when visibility in high-ambient-light conditions is desired.
Multiplexing of LCD digits is not practical, since LCD's must be driven by an ac signal and the average voltage across each segment is zero. Three CD4056B liquid-crystal decoder/drivers are therefore used. Each CD4056B contains an input latch so that the BCD data for each digit may be latched into the decoder. using the inverted digit-select outputs of the CA3162E as strobes.
Inverters G1 and G2 are used as an astable multivibrator to provide the ac drive to the LCD backplane. Inverters G3, G4, and G5 are the digit-select inverters


Fig. 4-Typical LCD application.

## Linear Integrated Circuits

## CA3162E

and require pull-up resistors to interface the open-collector outputs of the CA3162E to COS/MOS logic. The BCD outputs of the CA3162E may be connected directly to the corresponding CD4056B inputs (using pull-up resistors). In this arrangement, the CD4056B decodes the negative sign ( - ) as an " $L$ " and the positive overlaod indicator ( $E$ ) as an " H "

## CA3162E Common•Cathode, LED Display Application

Fig. 5 shows the CA3162E connected to a CD4511B decode/driver to operate a common-cathode LED display. Unlike the CA3161E, the CD4511B remains blank for all BCD codes greater than nine. After 999 mV the display blanks rather than displaying EEE, as with the CA3161E. When
displaying negative voltage, the first digit remains blank instead of ( - ), and during a negative or positive overrange the display blanks.
The additional logic shown within the dot ted area of Fig. 5 restores the negative sign (-), allowing the display of negative numbers as low as -99 mV . Negative overrange is indicated by a negative sign (-) in the MSD position. The rest of the display is blanked. During a positive overrange, only segment $b$ of the MSD is displayed. One inverter from the CD4049B is used to operate the decimal points. By connecting the inverter input to either the MSD or NSD line either DP1 or DP2 will be displayed. Fig. 7 shows the P.C. board and component placement.


Fig. 5-Typical common-cathode LED application.


92CS-32692


Fig. 6-P.C. board* template (actual size $\pm 3 \%$ ) and component layout guide for circuit shown in Fig. 2

[^21]
## Linear Integrated Circuits

## CA3162E



92CS-32694
Fig. 7-P.C. board template (actual size $\pm 3 \%$ ) and component layout guide for circuit shown in Fig. 5.


# CMOS Video Speed 6-Bit Flash Analog-to-Digital Converter 

## For Use in Low-Power Consumption, High-Speed Digitization Applications

## FEATURES:

- CMOS low power with speed
- Parallel conversion technique
- $15-\mathrm{MHz}$ sampling rate ( $66-n s$ conversion time)
- 6-bit latched 3 -state output with overflow bit
- $\pm 1 / 2$ LSB accuracy
- Single supply voltage (3 to 10 V )
- 2 units in series allow 7-bit output
- 2 units in parallel allow $30-\mathrm{MHz}$ sampling rate
- Internal VREF with ext VREF option

The RCA-CA3300 is a CMOS $50-\mathrm{mW}$ parallel (FLASH) analog-to-digital converter designed for applications demanding both low-power consumption and high-speed digitization.

The CA3300 operates over a wide full-scale input-voltage range of 2.4 volts up to the dc supply voltage with maximum power consumptions as low as 50 to 200 mW , depending upon the clock frequency selected. When operated from a 5 -volt supply at a clock frequency of 11 MHz , the power consumption of the CA3300 is less than 50 mW . When operated from an 8 -volt supply at a frequency of 15 MHz , the power consumption is less than 150 mW .

The intrinsic high conversion rate makes the CA3300 ideally suited for digitizing high-speed signals. The overflow bit makes possible the connection of two or more CA3300s in series to increase the resolution of the conversion system. A series connection of two CA3300s may be used to produce a 7 -bit high-speed converter. Operation of two CA3300s in parallel doubles the conversion speed (i.e., increases the sampling rate from 15 to 30 MHz ). CA3300s in parallel may be combined with a high-speed 6-bit D/A converter, a binary adder, control logic, and an op amp to form a very high-speed A/D converter.

Sixty-four paralleled auto-balanced voltage comparators measure the input voltage with respect to a known reference to produce the parallel-bit outputs in the CA3300 Sixty-three comparators are required to quantize all input voltage levels in this 6 -bit converter, and the additional comparator is required for the overflow bit.

The CA3300 type is available in an 18-lead dual-in-line ceramic package ( $D$ suffix) or in chip form ( H suffix).

## APPLICATIONS

- The CA3300 is especially suited for high-speed conversion applications where low power is also important
- TV video digitizing (industrial/security)
- High-speed A/D conversion
- Ultrasound signature analysis
- Transient signal analysis
- High-energy physics research
- High-speed oscilloscope storage/display
- General-purpose hybrid ADCs
- Optical character recognition
- Radar pulse analysis
- Motion signature analysis

92CS-32263RI
TERMINAL ASSIGNMENT

## ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Resolution |  | - | - | 6 | Bits |
| Linearity Error | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=7.68 \mathrm{~V}$ CLK $=15 \mathrm{MHz}$, gain adjusted | - | $\pm 0.5$ | $\pm 0.8$ | LSB |
| Differential Linearity Error | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=8, \mathrm{~V}_{\mathrm{REF}}=7.68 \mathrm{~V} \\ & \mathrm{CLK}=15 \mathrm{MHz} \end{aligned}$ | - | $\pm 0.5$ | $\pm 0.8$ |  |
| Quantizing Error |  | -1/2 | - | 1/2 |  |
| Analog Input: Full Scale Range | $\begin{aligned} & \mathrm{V} D \mathrm{DD}=8 \mathrm{~V} \\ & \mathrm{CLK}=15 \mathrm{MHz} \end{aligned}$ | 2.4 | - | $\begin{aligned} & V_{D D} \\ & +0.5 \end{aligned}$ | $v$ |
| Input Capacitance Input Current |  | - | 50 600 | $\stackrel{-}{1000}$ | $\begin{aligned} & \mathrm{pF} \\ & \mu \mathrm{~A} \end{aligned}$ |
| Gain Temperature Coefficient | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{CLK}=15 \mathrm{MHz}$ | - | 0.016 | - | LSB $/{ }^{\circ} \mathrm{C}$ |
| Maximum Conversion Speed | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=8 \mathrm{~V} \\ & \hline \end{aligned}$ | $15 \mathrm{M}$ | $\begin{aligned} & 12 \mathrm{M} \\ & 19 \mathrm{M} \\ & \hline \end{aligned}$ | - | SPS |
| Device Current <br> (Excludes IREF, IZ) | $\mathrm{V}_{D D}=5 \mathrm{~V}(\mathrm{CLK}=11 \mathrm{MHz})$ <br> $V_{D D}=8 \mathrm{~V}(C L K=15 \mathrm{MHz})$ <br> $V_{D D}=5 \mathrm{~V}$ (Auto Balance State) <br> $V_{D D}=8 \mathrm{~V}$ (Aùto Balance State) | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{gathered} \hline 7 \\ 22 \\ 6.4 \\ 24 \\ \hline \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & 16 \\ & 40 \end{aligned}$ | mA |
| Ladder Impedance |  | 1000 | 1400 | 1800 | $\Omega$ |
| Digital Inputs: Low Voltage High Voltage Input Current | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & \mathrm{~V}_{D D}=8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=8 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=8 \mathrm{~V} \end{aligned}$ | $\begin{gathered} - \\ 3.5 \\ 5.5 \end{gathered}$ | $\begin{aligned} & - \\ & - \\ & - \\ & -1 \end{aligned}$ | 1.5 2.5 - - | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| Digital Outputs: Output Low (Sink) Current Output High (Source) Current | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, V_{0}=0.4 \mathrm{~V} \\ & V_{D D}=8 \mathrm{~V}, V_{0}=0.5 \\ & V_{D D}=5 \mathrm{~V}, V_{0}=4.6 \mathrm{~V} \\ & V_{D D}=8 \mathrm{~V}, V_{0}=7.5 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 1.6 \\ 3.2 \\ -0.8 \\ -1.6 \\ \hline \end{array}$ | $\begin{gathered} 10 \\ 15 \\ 6 \\ 9 \end{gathered}$ | - | mA |
| Zener Voltage <br> Zener Dynamic Impedance <br> Zener Temperature Coefficient | $\begin{aligned} & \mathrm{I}_{\mathrm{z}}=10 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{z}}=10 \mathrm{~mA} \end{aligned}$ | 6.2 - | $\begin{aligned} & 6.8 \\ & 10 \\ & 0.5 \\ & \hline \end{aligned}$ | 7.4 30 |  |
| Digital Output Delay, $\mathrm{t}_{\text {d }}$ | $V_{D D}=8 \mathrm{~V}$ | - | 20 | - | ns |
| Aperture Time | $V_{D D}=8 \mathrm{~V}$ | - | 25 | - |  |

## Linear Integrated Circuits

## CA3300



Fig. 1 - Block diagram for the CA3300
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY VOLTAGE RANGE (VDD(VOLTAGE REFERENCED TO VSS TERMINAL)-0.5 to 10 V
INPUT VOLTAGE RANGE
ALL INPUTS EXCEPT ZENER (PIN 4) -0.5 to $V_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENTCLK, PH, CE1, CE2, VIN$\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (PD)315 mW
FOR $T_{A}=55^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Derate linearly at $3.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
TEMPERATURE RANGE
OPERATING

$$
-40 \text { to }+85^{\circ} \mathrm{C}
$$

STORAGE -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING)
AT DISTANCE $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) FROM CASE FOR 10 s MAX
$+265^{\circ} \mathrm{C}$

(a)

$92 \mathrm{Cs}-35111$
(b)

(c)

Fig. 2 - Timing diagrams for the CA3300.

## Linear Integrated Circuits

## CA3300



Fig. 3 - Typical current drain versus sampling rate as a function of supply voltage.


Fig. 5 - Typical maximum sample rate versus supply voltage.


Fig. 7 - Typical input current versus input voltage


Fig. 9 - Typical gain error versus sample rate as a function of supply voltage. (See literature for gain trim.)


Fig. 4 - Maximum ambient temperature versus supply voltage. (Above curve includes ladder dissipation but not the zener dissipation.)


Fig. 6 - Typical offset error versus sample rate as a function of supply voltage. (See literature for offset trim.)


Fig. 8 - Typical input current versus sample rate as a function of supply voltage.


Fig. 10 - Typical linearity versus sample rate as a function of supply voltage.


Fig. 11 - Typical linearity versus reference voltage as a function of supply voltage.

## Device Operation

A sequential parallel technique is used by the CA3300 converter to obtain its high-speed operation. The sequence consists of the "Auto Balance" phase, $\varnothing 1$, and the "Sample Unknown" phase Ø2. (Refer to the circuit diagram.) Each conversion takes one clock cycle.* With the phase control (pin 8) low, the "Auto Balance" (\$1) occurs during the High period of the clock cycle, and the "Sample Unknown" (ø2) occurs during the low period of the clock cycle.

During the "Auto Balance" phase, a transmission switch is used to connect each of 64 commutating capacitors to their associated ladder reference tap. Those tap voltages will be as follows:

$$
\begin{aligned}
V_{\text {tap }}(N) & =\left[\left(V_{R E F} / 64\right) \times N\right]-\left[V_{R E F} /(2 \times 64)\right] \\
& \left.=V_{R E F}[2 N-1) / 128\right]
\end{aligned}
$$

Where: $\mathrm{V}_{\text {tap }}(\mathrm{n})=$ reference ladder tap voltage at point n .
$V_{\text {REF }}=$ voltage across $R^{-}$to $R^{+}$
$N=$ tap number ( 1 through 64)
The other side of the capacitor is connected to a single stage amplifier whose output is shorted to its input by a switch. This biases the amplifier at its intrinsic trip point, which is approximately, $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right) / 2$. The capacitors now charge to their associated tap voltages, priming the circuit for the next phase.
In the "Sample Unknown" phase, all ladder tap switches are opened, the comparator amplifiers are no longer shorted, and $V_{I N}$ is switch to all 64 capacitors. Since the other end of the capacitor is now looking into an effectively open circuit, any voltage that differs from the previous tap voltage will appear as a voltage shift at the comparator amplifiers. All comparators with tap voltages greater than $V_{I N}$ will drive the comparator outputs to a "low" state, all comparators with tap voltage lower than $V_{I N}$ will drive the comparator outputs to a "high" state.

[^22]The status of all these comparator amplifiers are stored at the end of this phase (02), by a secondary latching amplifier stage. Once latched, the status of the 64 comparators is decoded by a 64 to 7 bit decode array and the results are clocked into a storage register at the rising edge of the next $\emptyset 2$.
A 3-state buffer is used at the output of the 7 storage registers which are controlled by two chip-enable signals. CE1 will independently disable B1 through B6 when it is in a high state. CE2 will independently disable B1 through B6 and the OF buffers when it is in the low state.

To facilitate usage of this device a phase control input is provided which can effectively complement the clock as it enters the chip. Also, an onboard zener is provided for use as a reference voltage.

## Continuous Clock Operation

One complete conversion cycle can be traced through the CA3300 via the following steps. (Refer to timing diagram Fig. 2a.) With the phase control in a 'High' state, the rising edge of the clock input will start a "sample" phase. During this entire 'High' state of the clock, the 64 comparators will track the input voltage and the 64 latches will track the comparator outputs. At the falling edge of the clock, all 64 comparator outputs are captured by the 64 latches. This ends the "sample" phase and starts the "auto balance" phase for the comparators. During this 'Low' state of the clock the output of the latches propagates through the decode array and a 7 -bit code appears at the Dinputs of the output registers. On the next rising edge of the clock, this 7bit code is shifted into the output registers and appears with time delay $t_{d}$ as valid data at the output of the 3 -state drivers. This also marks the start of a new "sample" phase, thereby repeating the conversion process for this next cycle.

## Pulse Mode Operation

For sampling high-speed nonrecurrent or transient data, the converter may be operated in a pulse mode in one of two ways. The fastest method is to keep the converter in the Sample Unknown phase, $\varnothing 2$, during the standby state. The device can now be pulsed through the Auto Balance phase with as little as 33 ns . The analog value is captured on the leading edge of $\varnothing 1$ and is transferred into the output registers on the trailing edge of $\varnothing 1$. We are now back in the standby state, $\varnothing 2$, and another conversion can be started within 33 ns , but not later than $10 \mu$ s due to the eventual droop of the commutating capacitors. Another advantage of this method is that it has the potential of having the lowest power drain. The larger the time ratio between $\emptyset 2$ and $\varnothing 1$, the lower the power consumption. (Seetiming diagram Fig. 2b.)
The second method uses the Auto Balance phase, $\varnothing 1$, as the standby state. In this state the converter can stay indefinitely waiting to start a conversion. A conversion is performed by strobing the clock input with two $\varnothing 2$ pulses. The first pulse starts a Sample Unknown phase and captures the analog value in the comparator latches on the trailing edge. A second $\varnothing 2$ pulse is needed to transfer the data into the output registers. This occurs on the leading edge of the second pulse. The conversion now takes place in 67 ns , but the repetition rate may be as slow as desired. The disadvantage to this method is the higher device dissipation due to the low ratio of $\varnothing 2$ to $\varnothing 1$. (See timing diagram Fig. 2c.)

## increased Accuracy

In most cases the accuracy of the CA3300 should be

## Linear Integrated Circuits

## CA3300

sufficient without any adjustments. In applications where accuracy is of utmost importance, three adjustments can be made to obtain better accuracy; i.e., offset trim, gain trim, and midpoint trim.

## Offset Trim

In general offset correction can be done in the preamp circuitry by introducing a DC shift to $\mathrm{V}_{\text {IN }}$ or by the offset trim of the op-amp. When this is not possible the $\mathrm{R}^{-}$(pin 10) input can be adjusted to produce an offset trim. The theoretical input voltage to produce the first transition is $1 / 2$ LSB. The equation is as follows:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{IN}}(0 \text { to } 1 \text { transition }) & =1 / 2 \text { LSB }=1 / 2\left(\mathrm{~V}_{\mathrm{REF}} / 64\right) \\
& =\mathrm{V}_{\mathrm{REF}} / 128
\end{aligned}
$$

If $\mathrm{V}_{\text {IN }}$ for the first transition is less than the theoretical, then a single-turn 50 -ohm pot connected between $\mathrm{R}^{-}$and ground will accomplish the adjustment. Set $V_{I N}$ to $1 / 2$ LSB and trim the pot until the 0 to 1 transition occurs.
If $\mathrm{V}_{\text {IN }}$ for the first transition is greater than the theoretical, then the 50 -ohm pot should be connected between $R^{-}$and a negative voltage of about 2 LSB's. The trim procedure is as stated previously.

## Gain Trim

In general the gain trim can also be done in the preamp circuitry by introducing a gain adjustment for the op-amp. When this is not possible, then a gain adjustment circuit should be made to adjust the reference voltage. To perform this trim, $V_{I N}$ should be set to the 63 to overflow transition. That voltage is $1 / 2$ LSB less than VREF and is calculated as follows:

$$
\begin{aligned}
\mathrm{V}_{\text {IN }}(63 \text { to } 64 \text { transition }) & =\mathrm{V}_{\text {REF }}-\mathrm{V}_{\text {REF }} / 128 \\
& =V_{\text {REF }}(127 / 128)
\end{aligned}
$$

To perform the gain trim, first do the offset trim and then apply the required $V_{I N}$ for the 63 to overflow transition. Now adjust $V_{\text {REF }}$ until that transition occurs on the outputs.

## Midpoint Trim

The reference center ( RC ), pin 16, is available to the user as the approximate midpoint of the resistor ladder. The actual
count that is brought out is count 33. To trim the midpoint the offset and gain trims should be done first. The theoretical transition from count 32 to 33 occurs at $321 / 2$ LSB's. That voltage is as follows:

$$
V_{I N}(32 \text { to } 33 \text { transition })=32.5\left(V_{R E F} / 64\right)
$$

An adjustable voltage follower can be connected to the RC pin or a 2 K pot can be connected between $\mathrm{R}^{+}$and $\mathrm{R}^{-}$with the wiper connected to RC. Set $\mathrm{V}_{I N}$ to the 32 to 33 transition voltage, then adjust the voltage follower or the pot until the transition occurs on the output bits.
The Reference Center point can also be used to create some unique transfer functions. For example, if $R^{-}$is grounded, RC is connected to 3.25 volts, and $R^{+}$is connected to 4.8 volts then the lower order counts, 1 through 33, will have an LSB value of 100 mV while the upper order counts, 34 through Overflow, will have an LSB value of 50 mV . This effectively provides twice the sensitivity in the upper counts as compared to the lower counts.

## 7-Bit Resolution

To obtain 7-bit resolution, two CA3300s can be wired together. Necessary ingredients include an open-ended ladder network, an overflow indicator, three-state outputs, and chip-enabler controls-all of which are available on the CA3300.

The first step for connecting a 7-bit circuit is to totem-pole the ladder networks, as illustrated in Fig. 13. Since the absolute resistance value of each ladder may vary, external trim of the mid-reference voltage may be required.
The overflow output of the lower device now becomes the seventh bit. When it goes high, all counts must come from the upper device. When it goes low, all counts must come from the lower device. This is done simply by connecting the lower overflow signal to the $\overline{C E}$ control of the lower a-d converter and the CE2 control of the upper a-d converter. The three-state outputs of the two devices (bits 1 through 6) are now connected in parallel to complete the circuitry. The complete circuit for a 7-bit a-d converter is shown in Fig. 14.


Fig. 12 - Typical CA3300 6-bit configuration $15-\mathrm{MHz}$ sampling rate.


Fig. 13 - Typical CA3300 7-bit resolution configuration 15-MHz sampling rate.

## CA3300



Fig. 14 - Typical CA3300 6-bit resolution configuration $30-\mathrm{MHz}$ sampling rate.

## 8-Bit to 12-Bit Conversion Techniques

To obtain 8 tq 12-bit resolution and accuracy, use a feedforward conversion technique. Two a-d converters will be needed to convert up to 11 bits; three a-d converters to convert 12 bits. The high speed of the CA3300 allows 12 -bit conversions in the 500 to 900 -ns range.
The circuit diagram of a high-speed 12-bit a-d converter is shown in Fig. 15. In the feed-forward conversion method two sequential conversions are made. Converter A first does a coarse conversion to 6 bits. The output is applied to a 6 -bit d-a converter whose accuracy level is good to 12 bits. The d -a converter output is then subtracted from the input voltage, multiplied by 32 , and then converted by a second flash a-d converter, which is connected in a 7-bit
configuration. The answers from the first and second conversions are added together with bit 1 of the first conversion overlapping bit 7 of the second conversion.
When using this method, take care that:

- The linearity of the, first converter is better than $1 / 2$ LSB.
- An offset bias of $1 \mathrm{LSB}(1 / 64)$ is subtracted from the first conversion since the second converter is unipolar.
- The d-a converter and its reference are accurate to the total number of bits desired for the final conversion (the a-d converter need only be accurate to 6 bits).
The first converter can be offset-biased by adding a $20-\Omega$ resistor at the bottom of the ladder and increasing the reference voltage by 1 LSB . If a 6.40 -voltage reference is used in the system, for example, then the first CA3300 will require a $6.5-\mathrm{V}$ reference.


Fig. 15 - Typical CA3300 800-nanosecond 12-bit ADC system.


Fig. 16 - TTL interface circuit for $V_{D D}>5.5$ volts.

## OUTPUT CODE TABLE


*THE VOLTAGES LISTED BELOW ARE THE IDEAL CENTERS OF EACH OUTPUT CODE SHOWN AS A FUNCTION OF ITS ASSOCIATER reference voltage.


> Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$ inch ).

The photographs and dimensions of each COS/MOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

# CMOS Video Speed 8-Bit Flash Analog-to-Digital Converter 

For Use in Low-Power Consumption, High-Speed Digitization Applications<br>Features:<br>- CMOS Iow power with SOS speed<br>- Parallel conversion technique<br>- 15-MHz sampling rate ( $66-n s$ conversion time)<br>- 8-bit latched 3-state output with overflow bit<br>- $\pm 1 / 2$ LSB accuracy (typ.)<br>- Single supply voltage (4 to 8 V )<br>- 2 units in series allow 9-bit output<br>- 2 units in parallel allow $30-\mathrm{MHz}$ sampling rate

The RCA CA3308* is a CMOS 240-mW parallel (FLASH) analog-to-digital converter designed for applications demanding both low-power consumption and high-speed digitization.
The CA3308 operates over a wide full-scale input-voltage range of 4 volts up to 8 volts with maximum power consumptions as low as 240 mW ; depending upon the clock frequency selected. When operated from a 5 -volt supply at a clock frequency of 15 MHz , the power consumption of the CA3308 is typically 240 mW .
The intrinsic high conversion rate makes the CA3308 ideally suited for digitizing high-speed signals. The overflow bit makes possible the connection of two or more CA3308s in series to increase the resolution of the conversion system. A series connection of two CA3308s may be used to produce a 9 -bit high-speed converter. Operation of two CA3308s in parallel doubles the conversion speed (i.e., increases the sampling rate from 15 to 30 MHz ). CA3308s may be combined with a high-speed 8-bit D/A converter, a binary adder, control logic, and an op amp to form a very high-speed 15-bit A/D converter.
256 paralleled auto-balanced voltage comparators measure the input voltage with respect to a known reference to produce the parallel-bit outputs in the CA3308.
255 comparators are required to quantize all input voltage levels in this 8-bit converter, and the additional comparator is required for the overflow bit.
The voltage supply for analog circuitry is termed VAA and AGND. The voltage supply for digital circuitry is termed VDD and VSS.
The CA3308 type is available in a 24 -lead dual-in-line ceramic package (D suffix).

[^23]
## Appllcatlons:

- The CA3308 is especially suited for high-speed conversion applications where low power is also important
- TV video digitizing (industrial/security/broadcast)
- High-speed A/D conversion
- Ultrasound signature analysis
- Transient signal analysis
- High-energy physics research
- High-speed oscilloscope storage/display
- General-purpose hybrid ADCs
- Optical character recognition
- Radar pulse analysis
- Motion signature analysis
- $\mu$ P data acquisition systems


TERMINAL ASSIGNMENT

## Linear Integrated Circuits

## CA3308

MAXIMUM RATINGS, Absolute-Maximum Values:

```
DC SUPPLY VOLTAGE RANGE (VDD AND VAA)
    (VOLTAGE REFERENCED TO VSS TERMINAL)
                            -0.5 to +8v
INPUT VOLTAGE RANGE
    ALL INPUTS
                            -0.5 to VDD +0.5V
DC INPUT CURRENT
    CLK, PH, CE1, CE2, VIN
                            \pm10 mA
POWER DISSIPATION PER PACKAGE (PD)
FOR TA}=-40\mathrm{ to }5\mp@subsup{5}{}{\circ}\textrm{C
                                315 mW
        FOR TA=55*
TEMPERATURE RANGE
        OPERATING
                        -40 to +85 %
        STORAGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to +150
    LEAD TEMPERATURE (DURING SOLDERING)
```




Fig. 1-Block diagram for the CA3308.

ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | TEST CONDITIONS$V_{A A}=V_{D D}$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Resolution | $\cdots$ | - | - | 8 | Bits |
| Linearity Error | $V_{D D}=5 \mathrm{~V}, V_{\text {REF }}=6.4 \mathrm{~V}$ $C L K=15 \mathrm{MHz}$, gain adjusted | - | - | $\pm 1$ | (CA3308D) |
| Differential Linearity Error | $\begin{aligned} & \mathrm{VDD}=5 \mathrm{~V}_{\mathrm{REF}}=6.4 \mathrm{~V} \\ & \mathrm{CLK}=15 \mathrm{MHz} \end{aligned}$ | - | - | $\pm 1$ | (CA3308D) |
| Quantizing Error |  | $-1 / 2$ | - | $1 / 2$ | LSB |
| Analog Input: <br> Full Scale Range Input Capacitance Input Current | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & C L K=15 \mathrm{MHz} \\ & \\ & V_{\text {IN }}=6.4 \mathrm{~V} \end{aligned}$ | $4$ | $\begin{gathered} - \\ 50 \\ 1000 \\ \hline \end{gathered}$ | $\begin{gathered} 8 \\ - \\ 2000 \\ \hline \end{gathered}$ | V <br> pF <br> $\mu \mathrm{A}$ |
| Maximum Conversion Speed | $V_{D D}=5 \mathrm{~V}$ | 15 M | 17 M | - | SPS |
| Device Current (Excludes IREF) | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}(\mathrm{CLK}=15 \mathrm{MHz})$ | - | 30 | - | mA |
| Ladder Impedance |  | 300 | 600 | 900 | $\Omega$ |
| Digital Inputs: <br> Low Voltage <br> High Voltage <br> Input Current (Except Pin 18) | $V_{D D}=5 \mathrm{~V}$ | $\overline{3.5}$ | $\begin{aligned} & - \\ & \pm 1 \end{aligned}$ | 1.5 | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \end{gathered}$ |
| Digital Outputs: <br> Output Low (Sink) Current Output High (Source) Current | $\begin{aligned} & V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{0}=0.4 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{0}=4.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 1.6 \end{aligned}$ | $\begin{array}{r} 10 \\ -6 \\ \hline \end{array}$ | - | mA |
| Digital Output Delay, $\mathrm{t}_{\mathrm{d}}$ | $V_{D D}=5 \mathrm{~V}$ | - | 25 | - | ns |



Fig. 2-Timing diagram for the CA3308.

## Linear Integrated Circuits

## CA3308



Fig. 3-Typical circuit configuration for the CA3308.
(15-MHz sampling rate)


1. ALL RESISTORS ARE $5 \% 1 / 8$ WATT
2. ALL POTS ARE MULTITURN

3 ALL CAPACITORS ARE CERAMIC DISC, $50 \quad V_{\text {WDC }}$
4 U1 = CAI24 QUAD OP-AMP
5 ADJUST VREF FIRST (GAINTRIM) THEN ADJUST $1 / 2 V_{\text {REF }} 3 / 4 V_{\text {REF }}$ AND $1 / 4 V_{\text {REF }}$ POINTS.


Fig. 4-Reference driver circuit.
(Use for maximum linearity)

## Device Operation

A sequential parallel technique is used by the CA3308 converter to obtain its high-speed operation. The sequence consists of the "Auto Balance" phase, 01, and the "Sample Unknown" phase (Refer to the circuit diagram.) Each conversion takes one clock cycle.* With the phase control (pin 8) high, the "Auto Balance" (01) occurs during the High period of the clock cycle, and the "Sample Unknown" (02) occurs during the low period of the clock cycle.
During the "Auto Balance" phase, a transmission switch is used to connect each of the first set of 256 commutating capacitors to their associated ladder reference tap. Those tap voltages will be as follows:

$$
\begin{aligned}
V_{\operatorname{tap}}(N) & =\left[(N / 256) V_{R E F}\right]-\left[(1 / 512) V_{R E F}\right] \\
& =\left[(2 N-1 / 512] V_{R E F}\right.
\end{aligned}
$$

Where:
$V_{\operatorname{tap}}(n)=$ reference ladder tap voltage at point $n$.
$V_{R E F}=$ voltage across $-R E F$ to $+R E F$
$N=$ tap number $(1$ through 256$)$

The other side of these capacitors are connected to single stage amplifiers whose outputs are shorted to their inputs by switches. This balances the amplifiers at their intrinsic trip points, which is approximately, $\mathrm{V}_{D D}-\mathrm{V}_{S S} / 2$. The first set of capacitors now charge to their associated tap voltages.
At the same time a second set of commutating capacitors and amplifiers are also auto-balanced. The balancing of the second stage amplifier at its intrinsic trip point removes any tracking differences between the first and second amplifier stages. The cascaded auto-balance (CAB) technique, used here, increases comparator sensitivity and temperature tracking.
In the "Sample Unknown" phase, all ladder tap switches and comparator shorting switches are opened. At the same time $V_{\text {in }}$ is switched to the first set of commutating
*This device requires only a single phase clock. The terminology of 01 and 02 refers to the High and Low periods of the same clock.
capacitors. Since the other end of the capacitors are now looking into an effectively open circuit, any input voltage that differs from the previous tap voltage will appear as a voltage shift at the comparator amplifiers. All comparators that had tap voltages greater than $V_{\text {in }}$ will go to a "low" state at their outputs. All comparators that had tap voltages lower than $V_{\text {in }}$ will go to a "high" state.
The status of all these comparator amplifiers are ac coupled through the second stage comparator and stored at the end of this phase (02), by a latching amplifier stage. Once latched, the status of the comparators are decoded by a 256 to 9 -bit decode array and the results are clocked into a storage register at the rising edge of the next 82 .
A 3-state buffer is used at the output of the 9 storage registers which are controlled by two chip-enable signals. CE1 will independently disable B1 through B8 when it is in a high state. CE2 will independently disable B1 through B8 and the OF buffers when it is in the low state.
To facilitate usage of this device a phase control input is provided which can effectively complement the clock as it enters the chip.

## Continuous Ciock Operation

One complete conversion cycle can be traced through the CA3308 via the following steps. (Refer to timing diagram No. 1.) With the phase control in a "low" state, the rising edge of the clock input will start a "sample" phase. During this entire "high" state of the clock, the comparators will track the input voltage and the latches will track the comparator outputs. At the falling edge of the clock, all 256 comparator outputs are captured by the 256 latches. This ends the "sample" phase and starts the "auto balance" phase for the comparators. During this "low" state of the clock the output of the latches propagates through the decode array and a 9 -bit code appears at the $D$ inputs of the output registers. On the next rising edge of the clock, this 9 -bit code is shifted into the output registers and appears with time delay $t_{d}$ as valid data at the output of the 3-state drivers. This also marks the start of a new "sample" phase, thereby repeating the conversion process for this next cycle.

## OPERATING AND HANDLING CONSIDERATIONS

## 1. Handiling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

Operating Voltage
During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{S S}$ to exceed the absolute maximum rating.

## input Signais

To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

## Unused inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{S S}$, whichever is appropriate.

## Output Short Circuits

Shorting of outputs to VDD or VSS may damage CMOS devices by exceeding the maximum device dissipation.

## Linear Integrated Circuits

CA3081, CA3082 Types


# General-Purpose High-Current N-P-N Transistor Arrays 

CA3081 - Common-Emitter Array
CA3082 - Common-Collector Array
Directly Drive 7-Segment Incandescent Displays and Light-Emitting-Diode (LED) Displays

## Features:

- 7 transistors permit a wide range of applications in either a commonemitter [CA3081] or commoncollector [CA3082] configuration
- High lc: 100 mA max.
- Low $V_{\text {CE }}$ sat (at 50 mA ): 0.4 V typ.


## Applications:

- Drivers for:
- Incandescent display devices [e.g. RCA NUMITRON DR2000 Series and lamps]
- LED [e.g. RCA-40736R GaAs

High-Efficiency Emitting Diode]

- Relay control
- Thyristor firing

RCA-CA3081 and CA3082 consist of seven high-current (to 100 mA ) silicon n-p-n transistors on a common monolithic substrate. The CA3081 is connected in a common-emitter configuration and the CA3082 is connected in a commoncollector configuration.
The CA3081 and CA3082 are capable of directly driving seven-segment displays, such as the RCA NUMITRON devices (DR2000 and DR2010), and light-emitting diode (LED) displays. These types are also well-suited for a variety of

(a)

COMMON-EMITTER CONFIGURATION
92CS-17958
other drive applications, including relay control and thyristor firing.
The CA3081 and CA3082 are supplied in a 16-lead dual-inline plastic package, and the CA3081F and CA3082F in a 16-lead dual-in-line frit-seal ceramic package, which includes a separate substrate connection for maximum flexibility in circuit design. Both types are also available in chip form.

(b)

COMMON-COLLECTOR CONFIGURATION

Fig. 1 - Functional diagrams of types CA3081 and CA3082

## MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

Power Dissipation:

| Any | 500 | mW |
| :---: | :---: | :---: |
| Any one transistor | 750 | mW |
| Total package | Derate linearly 6.67 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Above $55^{\circ} \mathrm{C}$ | Derate linearly 6.67 |  |

Ambient Temperature Range:

| Operating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55 to +125 |  | ${ }^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: |
|  |  | ${ }^{0} \mathrm{C}$ |
| Storage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to + 150 |  | C |

Lead Temperature (During Soldering):
At distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}(1.59 \mathrm{~mm} \pm 0.79 \mathrm{~mm}$ )
from case for 10 seconds max.
$265 \quad{ }^{\circ} \mathrm{C}$

The following ratings apply for each transistor in the device:
Collector-to-Emitter Voltage ( $\mathrm{V}_{\text {CEO }}$ )
V

Collector-to-Base Voltage ( $\mathrm{V}_{\mathrm{CBO}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V 20 V
Collector-to-Substrate Voltage $\left(\mathrm{V}_{\mathrm{CIO}}\right)^{\mathbf{m}} \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$.
Emitter-to-Base Voltage ( $\mathrm{V}_{\mathrm{EBO}}$ )
Collector Current ( ${ }_{C}$ )
$m A$
Base Current ( $I_{B}$ )

* The collector of each transistor of the CA3081 and CA3082 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and
provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{A}=25^{\circ} \mathrm{C}$
For Equipment Design

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ. <br> Char. <br> Curve <br> Fig. No. | Min. | Typ. | Max. |  |
| Collector-to-Base Breakdown Voltage | $V_{(B R) C E S}$ | $\mathrm{I}^{\prime} \mathrm{C}=500 \mu \mathrm{~A}, \mathrm{IE}_{\mathrm{E}}=0$ | - | 20 | 60 | - | V |
| Collector-to-Substrate Breakdown Voltage | $V(B R) C I O$ | $I_{C I}=500 \mu \mathrm{~A}, I_{E}=0, I_{B}=0$ | - | 20 | 60 | - | V |
| Collector-to-Emitter Breakdown Voltage | $V_{\text {(BR) }}$ CEO | $\mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=0$ | - | 16 | 24 | - | V |
| Emitter-to-Base Breakdown Voltage | $V_{(B R) E B O}$ | $\mathrm{I}^{\mathrm{C}}=500 \mu \mathrm{~A}$ | - | 5 | 6.9 | - | V |
| DC Forward-Current Transfer Ratio | hFE | $\mathrm{V}_{\mathrm{CE}}=0.5 \mathrm{~V}, \mathrm{I} \mathrm{C}=30 \mathrm{~mA}$ | - | 30 | 68 | - |  |
|  |  | $\mathrm{V}_{C E}=0.8 \mathrm{~V}, \mathrm{IC}=50 \mathrm{~mA}$ | - | 40 | 70 | - |  |
| Base-to-Emitter Saturation Voltage | $V_{B E}$ sat | $\mathrm{I}^{\prime} \mathrm{C}=30 \mathrm{~mA}, \mathrm{IB}=1 \mathrm{~mA}$ | 3 | - | 0.87 | 1.0 | V |
| Collector-to-Emitter Saturation Voltage: CA3081, CA3082 | $V_{\text {CE }}$ sat | $\mathrm{I}_{\mathrm{C}}=30 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA}$ | - | - | 0.27 | 0.5 | V |
| CA3081 |  | $\mathrm{I}_{\mathrm{C}}=50 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=5 \mathrm{~mA}$ | 4 | - | 0.4 | 0.7 |  |
| CA3082 |  | $\mathrm{I}_{\mathrm{C}}=50 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=5 \mathrm{~mA}$ | 4 | - | 0.4 | 0.8 |  |
| Collector-Cutoff-Current | ICEO | $V_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ | - | - | - | 10 | $\mu \mathrm{A}$ |
| Collector-Cutoff Current | ICBO | $V_{C B}=10 \mathrm{~V}, I_{E}=0$ | - | - | - | 1 | $\mu \mathrm{A}$ |

## Linear Integrated Circuits

CA3081, CA3082 Types
TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR OF TYPES CA3081 AND CA3082


Fig.2-hFE vs. IC


Fig.4-V $V_{\text {CEsat }}$ vs. $I^{\prime}$ at $T_{A}=25^{\circ} \mathrm{C}$.

## TYPICAL READ-OUT DRIVER APPLICATIONS



Fig.6-Schematic diagram showing one transistor of the CA3081 driving one segment of an incandescent display.


Fig.3-V BEsat $^{\text {vs. }}{ }^{\prime} C$


Fig.5-VCEsat vs. IC at $T_{A}=70^{\circ} \mathrm{C}$.


92CS-17964

* THE RESISTANCE FOR R IS DETERMINED 8Y THE RELATIONSHIP
$R=\frac{V_{P}-V_{B E}-V_{F}(L E D)}{I \text { (LED) }}$
$R=O$ FOR $V_{P}=V_{8 E}+V_{F}(L E D)$

$$
\text { WHERE: } \begin{aligned}
V_{P} & =\text { INPUT PULSE } \\
& \text { VOLTAGE } \\
& V_{F} \\
= & \text { FORWARD VOLTAGE } \\
& \text { DROPACROSS THE } \\
& \text { DIODE }
\end{aligned}
$$

Fig.7-Schematic diagram showing one transistor of the CA3082 driving a light-emitting diode (LED).


## BCD-to-Seven-Segment Decoder/Driver

## Features:

- TTL-compatible input logic levels
- 25-mA [typ.] constant-current segment outputs
- Eliminates need for output currentlimiting resistors
- Pin compatible with other industry standard decoders
- Low standby power dissipation 18 mW (typ.)

The RCA-CA3161E is a monolithic intergrated circuit that performs the BCD-to-seven-segment decoding function and features constant-current segment drivers. When used with the CA3162E A/D Converter* the CA3161E provides a complete digital readout system with a minimum number of external parts.
The CA3161 is supplied in the 16 -lead dual-in-line plastic package ( E suffix). The CA3161 is also available in chip form (H suffix).
*The CA3162E is described in RCA data bulletin File No. 1080.


TERMINAL ASSIGNMENT CA3161E
MAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY VOLTAGE (between terminals 1 and 10)+7 V
INPUT VOLTAGE (terminals 1, 2, 6, 7) ..... $+5.5 \mathrm{~V}$
OUTPUT VOLTAGE:
Output "Off" ..... $+7 \mathrm{~V}$
Output "On" (See note 1) ..... $+10 \mathrm{~V}$
DEVICE DISSIPATION:
Up to $T_{A}=+55^{\circ} \mathrm{C}$ ..... 1 W
Above $T_{A}=+55^{\circ} \mathrm{C}$ derate linearly at $10.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating ..... 0 to $+75^{\circ} \mathrm{C}$
Storage -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 seconds max. ..... $+265^{\circ} \mathrm{C}$

NOTE 1: This is the maximum output voltage for any single output. The output voltage must be consistent with the maximum dissipation and derating curve for worst-case conditions. Example: All segments "on", 100\% duty cycle.
truth table

| BINARY <br> STATE | INPUTS |  |  |  | OUTPUTS |  |  |  |  |  |  | DISPLAY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $2^{3}$ | $2^{2}$ | 21 | 20 | a | b. | c | d | e | f | $g$ |  |
| 0 | L | L | L | L | L | L | L | L | L | L | H | $\square$ |
| 1 | L | L | L | H | H | L | L | H | H | H | H |  |
| 2 | L | L | H | L | L | L | H | L | L | H | L |  |
| 3 | L | L | H | H | L | L | L | L | H | H | L |  |
| 4 | L | H | L | L | H | L | L | H | H | L | L | 4 |
| 5 | L | H | L | H | L | H | L | L | H | L | L |  |
| 6 | L | H | H | L | L | H | L | L | L | L | L |  |
| 7 | L | H | H | H | L | L | L | H | H | H | H |  |
| 8 | H | L | L | L | L | L | L | L | 1. | L | L | $\square$ |
| 9 | H | L | L | H | L | L | L | L | H | L | L |  |
| 10 | H | L | H | L | H | H | H | H | H | H | L |  |
| 11 | H | L | H | H | L | H | H | L | L | L | L | $E$ |
| 12 | H | H | L | L | H | L | L | H | L | L | L | 1 |
| 13 | H | H | L | H | H | H | H | L | L | L | H |  |
| 14 | H | H | H | L | L | L | H | H | L | L | L |  |
| 15 | H | H | H | H | H | H | H | H | H | H | H | BLANK |



Fig. 1-Functional block diagram of the CA3161E.

ELECTRICAL CHARACTERISTICS at TA $_{\text {A }}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Voltage Operating Range, $\mathrm{V}^{+}$ |  | 4.5 | 5 | 5.5 | V |
| Supply Current, $1^{+}$(all inputs high) |  | - | 3.5 | 8 | mA |
| Output Current Low ( $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ ) |  | 18 | 25 | 32 | mA |
| Output Current High ( $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ ) |  | - | - | 250 | $\mu \mathrm{A}$ |
| Input Voltage High (logic " 1 " level) |  | 2 | - | - | V |
| Input Voltage Low (logic "0' level) |  | - | - | 0,8 | $\checkmark$ |
| Input Current High (logic "1") | 2 V | -30 | - | - | $\mu \mathrm{A}$ |
| Input Current Low (logic "0") | 0 V | -40 | - | - | $\mu \mathrm{A}$ |
| Propagation Delay Time | ${ }^{\text {tPHL }}$ | - | 2.6 | - | $\mu \mathrm{s}$ |
|  | ${ }^{\text {tPLH }}$ | - | 1.4 | - |  |

## Linear Integrated Circuits

## CA3161E



Dimensions and pad layout for the CA3161H.

## 2-Digit BCD-to-7-Segment Decoder/Driver

For Common-Anode LED Displays

## Features

- Separate BCD inputs and segment outputs for each digit
- Input loading less than $15 \mu \mathrm{~A}$
- RL logic with buffered inputs and outputs
- Internal input overrange protection circuit
- 5-V supply operation
- Internal biasing circuits
- Output drive capability of 25 mA per segment
- Open collector outputs drive indicators directly

The RCA-CA3168E is a monolithic integrated circuit intended for 2-digit display such as "numbers" for TV and "CB" channel selection, and other 0-99 numerical or counting for consumer or industrial indicator applications. It consists of two independent BCD-to-7-segment decoder/drivers. Two sets of BCD inputs are buffered with $p-n-p$ differential amplifier stages internally referenced to 1.7 V. Each of the eight input terminals draws less than 15 $\mu \mathrm{A}$ and is provided with an internal protection circuit.
Decoding is accomplished with $1^{2} \mathrm{~L}$ ROM's. The fourteen output terminals are buffered with Darlington pairs driving common-emitter output transistors. Each output is capable of sinking 25 mA for an LED common-anode display device. The supply-voltage range (VCC) is intended to be 4.5 V to 6 V . The output voltage ( $\mathrm{V}_{\mathrm{O}}$ ) must not exceed 12 V , which provides for a wide range of common-anode voltage sources.
The CA3168E is supplied in the 24 -lead dual-in-line plastic

CA3168E
TERMINAL ASSIGNMENT
 package.

- Formerly RCA Dev. Type No. TA10337


## MAXIMUM RATINGS, Absolute-Maximum Values

| SUPPLY-VOLTAGE, VCC | $\ldots . . .6 \mathrm{~V}$ |
| :---: | :---: |
| INPUT-VOLTAGE (MIN./MAX.) | $\pm 10 \mathrm{~mA}$ |
| INPUT CURRENT (PROTECTION CIRCUIT) | 12 V |
| OUTPUT VOLTAGE, $\mathrm{V}_{\mathrm{O}}$ | 25 mA |
| OUTPUT SEGMENT CURRENT, IDISPLAY |  |
| AMBIENT TEMPERATURE RANGE: | 0 to $+70^{\circ} \mathrm{C}$ |
| Operating | -55 to $+150^{\circ} \mathrm{C}$ |
| Storage | -5s to +150 |
| POWER DISSIPATION: | 400 mW |
| Up to $+70^{\circ} \mathrm{C}$ | $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Above $+70^{\circ} \mathrm{C}$ | 8.7 mW/ |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for | $+265^{\circ} \mathrm{C}$ |
| 10 seconds max |  |

## Linear Integrated Circuits

## CA3168E

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{GND}$,
$V_{\text {DISP. }}=12 \mathrm{~V}$, and $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$, See Fig. 2
Unless Otherwise Specified

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Input Voltage High, V ${ }_{\text {IH }}$ |  | 2.4 | 5 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input Voltage Low, VIL |  | 0 | - | 0.6 | V |
| Input Current High, 1/H | All BCD Inputs $=5 \mathrm{~V}$ | - | - | 15 | $\mu \mathrm{A}$ |
| Input Current Low, $\mathrm{I}_{\text {IL }}$ | All BCD inputs $=0 \mathrm{~V}$ | -10 | - | - | $\mu \mathrm{A}$ |
| On-State Output Voltage, $\mathrm{V}_{\mathrm{OL}}$ | ${ }^{\prime} \mathrm{O}($ Sink $)=25 \mathrm{~mA}$ | - | - | 1 | V |
| Off-State Output Current, ${ }^{1} \mathrm{OH}$ |  | - | 5 | 50 | $\mu \mathrm{A}$ |
| Power Supply Drain Current, ICC | $V_{C C}=6 \mathrm{~V}$ | - | 17 | 25 | mA |
| Input Capacitance, $\mathrm{C}_{1}$ |  | - | 5 | - | pF |

TRUTH TABLES

Most Significant Digit (MSD)

| INPUTS | OUTPUTS | DISPLAY |
| :---: | :---: | :---: |
| DCBA | a b c defg |  |
| 0000 | 0000001 | $\square$ |
| 0001 | 1001111 | 1 |
| 0010 | 000100010 | 2 |
| 00011 | 00000110 | $\exists$ |
| 0100 | 1001100 | 4 |
| 0101 | 01000100 | 5 |
| 01110 | 0100000 | 6 |
| 01111 | 000011111 | 7 |
| 1000 | 00000000 | 日 |
| $1 \begin{array}{llll}1 & 0 & 0 & 1\end{array}$ | 00000100 | 9 |
| $1 \begin{array}{llll}1 & 0 & 1 & 0\end{array}$ | 01010001 | [ |
| $1 \begin{array}{llll}1 & 0 & 1 & 1\end{array}$ | 00001000 | A |
| 1100 | 00011000 | P |
| 11001 | 01110000 | E |
| $\begin{array}{lllll}1 & 1 & 1 & 0\end{array}$ | 11111110 | - |
| 1111 | 1111111 | BLANK |

Least Significant Digit (LSD)

| INPUTS | OUTPUTS | DISPLAY |
| :---: | :---: | :---: |
| DCBA | a b c defg |  |
| 0000 | 0000001 | $\square$ |
| 0001 | 1001111 | 1 |
| 00010 | 000100010 | 2 |
| 0011 | 0000110 | $\exists$ |
| 0100 | 1001100 | 4 |
| 0101 | 0100100 | 5 |
| 01110 | 0100000 | 6 |
| 01111 | 00001111 | 7 |
| 1000 | 0000000 | 日 |
| 10001 | 00000100 | 9 |
| $1 \begin{array}{llll}1 & 0 & 1 & 0\end{array}$ | 1001000 | H |
| 1011 | 1000011 | J |
| 1100 | 1110001 | L |
| 1101 | 0111000 | $F$ |
| 1110 | 11111110 | - |
| 1111 | 111111 | BLANK |



NOTE: See truth table for test sequence of input/output logic tests and Minimum $R_{\text {LOAD }}=V_{\text {DISPLAY }}-V_{O L}$ for each of the 14 segment Max. IDISPLAY
drive output terminals. (LED is not used in test circuit)
Fig. 2 - Test circuit.

Linear Integrated Circuits

## CA3168E



Fig. 3-Schematic diagram of CA3168E.


Fig. 4 - Schematic diagram of CA3168E input cell.


92CS-34698

Fig. 5 - Schematic diagram of CA3168E output cell.


BIMOS Sequencer Driver and Segment Latch-Driver for Vacuum Fluorescent Displays

Features:

- Serial input, parallel output
- Total of 14 outputs
- CMOS and $T^{2} L$ compatible inputs
- Low-power CMOS LogicBipolar high-voltage output BiMOS process
- Use with vacuum fluorescent display
- Will operate in an output voltage range of 35 V to 55 V

Sequencer Driver (CA3207E)

- Sequentially turns on 1 of 14 characters (or 2 of 28 when used with 2 CA3208E's)
- Signal dimming through Gates 1 or 2
Latch Driver (CA3208E)
- Drives any combination of 14 outputs selected by DATA input
- Two or more devices may be interconnected by means of the CE and $\overline{C E}$ inputs to drive more than 14 characters

The RCA-CA3207E and CA3208E ${ }^{\star}$, sequence-driver and segment latch-driver, respectively, are used in combination to drive vacuum fluorescent display devices of up to 14 segments with up to 14 characters of display. The CA3207E selects the digit or character to be displayed in sequence and the CA3208E turns on the required number of segments of the character selected.
Each sequencer-driver will sequentially activate 14 characters. The sequencer-driver clock line may be used to drive the cross-coupled $\overline{C E}$ and CE inputs of 2 segment-
latch drivers to provide for the display of up to 28 characters (see Fig. 12). The logic portion of both circuits use CMOS technology operating at 5 volts. The output drivers use bipolar technology and operate at supply voltages up to 55 volts. The CA3207E will source $40-\mathrm{mA}$ per character and the CA3208E will source $7.5-\mathrm{mA}$ per segment.
Both types are supplied in the 22 -lead dual-in-line plastic package ( $E$ suffix), and they are also available in chip form (H suffix).

[^24]
## Linear Integrated Circuits

CA3207E, CA3208E


Fig. 1 - Sequencer-driver (CA3207E) logic diagram.
G2
G1

TERMINAL ASSIGNMENT

## CA3207E



Fig. 2 - Segment-latch driver (CA3208E) logic diagram.


TERMINAL ASSIGNMENT

## Linear Integrated Circuits

CA3207E, CA3208E
STATIC ELECTRICAL CHARACTERISTICS at $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$,
$V_{C C}=+55 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, See Fig. 3 and Fig. 4.

| CHARACTERISTIC |  | TEST CONDITIONS | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CA3207E |  | CA3208E |  |  |
|  |  |  | Min. | Max. | MIn. | Max. |  |
| VCC Supply Current | ICC | No outputs "ON" <br> Half outputs HIGH "ON" | - | $10$ | - | $-$ | mA |
| VDD Supply Current | IDD | All inputs HIGH | - | 1 | - | - | mA |
|  |  | All inputs LOW <br> All inputs HIGH | - | - | - | $\begin{gathered} 800 \\ 1 \end{gathered}$ | $\mu \mathrm{A}$ |
| Input Current, Low-Level | IIL | $\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}$ | - | 1 | - | 1 | $\mu \mathrm{A}$ |
| Input Current, High-Level | IIH | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | - | 1 | - | 1 |  |
| Output Voltage, Low-Level | VOL | $\begin{aligned} & R_{L}=1.3 \mathrm{~K} \\ & R_{L}=7.1 \mathrm{~K} \\ & \hline \end{aligned}$ | - | $1$ | - | - | V |
| Output Voltage, High-Level | VOH | $\begin{aligned} & \hline \mathrm{IOH}=40 \mathrm{~mA} \\ & \mathrm{IOH}=7.5 \mathrm{~mA} \\ & \hline \end{aligned}$ | $53$ | - | $53$ | - |  |
| Input Low Voltage | $V_{\text {IL }}$ |  | - | 1.5 | - | 1.5 | V |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ |  | 3.5 | - | 3.5 | - |  |



Fig. 3 - Sequencer-driver (CA3207E) test circuit.


Fig. 4 - Segment-latch driver (CA3208E) test circuit.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=+55 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1.3 \mathrm{~K}$

| CHARACTERISTIC | LIMITS |  |  |
| :--- | :--- | :--- | :--- |
|  | CA3207E | MNITS |  |
|  | MIn. | Max. |  |


| Sequencer-Driver, See Fig. 5 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Sync Pulse Width | tSW | 2 | - | $\mu \mathrm{s}$ |
| Time Delay Gate 1: |  |  |  |  |
| Input-to-Output Inhibit | tGI | - | 1.5 | $\mu \mathrm{s}$ |
| Input-to-Output Enable | tGE | - | 2.3 | $\mu \mathrm{S}$ |
| Lead Time Sync to Gate | tSG | 0.5 | - |  |
| Lead Time Clock to Gate | tCG | 0.5 | - |  |
| Clock Frequency | ${ }^{f} \mathrm{CL}$ | - | 14 | kHz |



Fig. 5 - Sequencer-driver (CA3207E) timing waveforms.

## Linear Integrated Circuits

CA3207E, CA3208E
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=+55 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=7.1 \mathrm{~K}$

| CHARACTERISTIC | LIMITS |  |
| :--- | :--- | :--- |
|  | CA3208E | MNITS |
|  |  | MIn. |

## Segment-Latch Driver, See Fig. 6

| Time Delay: |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Strobe to Output | ${ }^{\text {tPLH }}$ | 0.4 | 1.8 | $\mu \mathrm{s}$ |
| Strobe to Output | ${ }^{\text {tPHL }}$ | - | 2.6 |  |
| CE or $\overline{C E}$ to Clock | ${ }^{\text {t }}$ CE | 0.8 | - |  |
| Input Data Set-Up Time | tSu | 0.5 | - | $\mu \mathrm{s}$ |
| Input Data Hold Time | tH | 0.5 | - |  |
| Clock Frequency | ${ }_{\mathrm{f}}^{\mathrm{CL}}$ | - | 448 | kHz |
| Data Frequency | fD | - | 224 |  |



Fig. 6 - Segment-latch driver (CA3208E) timing waveforms.

## Circult Descriptions

## Sequencer-Driver (CA3207E)

The CA3207E circuit consists of a 7 -stage Johnson counter, which is reset by the positive transition of the sync pulse and which is clocked on the positive transitions of the clock pulse. The outputs of the counter are decoded to turn on one output driver at a time in sequence, for the period of one clock pulse (normally $70 \mu \mathrm{~s}$ ). The 14 output drivers are each capable of sourcing 40 mA of current and in a typical application will be connected to the grids of a vacuum fluorescent display, thereby performing a digit select function on a display of up to 14 characters. All outputs are set to zero by the application of a positive " 1 " level to either of the gate terminals, 5 and 6 . The action of the 7 -stage counter is unaffected by the presence of inhibit levels on the gate terminals. The gate terminals can be used for a controlled power down or for chopping where display dimmer is desired. The only difference between the two terminals is that gate 1 , pin 5 , has a delayed falling edge, which delays the release of the output drivers for a time determined by the value of the resistor connected between pin 7 and $V_{D D}$.

## Segment-Latch Driver (CA3208E)

This circuit consists of a 14 -bit shift register accepting serial data at pin 9 at a typical rate of 224 kHz and being clocked on the rising edge of the $448-\mathrm{kHz}$ clock signal.
The leading edge of a $14-\mathrm{kHz}$ strobe signal generates an internal strobe pulse through the one shot, which shifts the data, in parallel, from the shift register to the output latches, which in turn set the output drivers to the corresponding state. There are 14 output drivers, each capable of driving $7.5-\mathrm{mA}$ at 55 volts, simultaneously. The drivers are normally connected to the anodes or segments of the vacuum fluorescent display. In a multi-character display, all corresponding segments in each character would be linked together. Activation of a particular character is made by the CA3207E Sequencer-Driver turning on the appropriate output and raising the grid of the display to a positive value.
Clock Enable (CE) and Clock Enable Not ( $\overline{\mathrm{CE}}$ ) pins are available for use in system applications. The first enables the chip with a logic level " 1 " and the second with a logic level"0".


Fig. 7 - Sequencer driver (CA3207E) timing waveforms.


Fig. 8 - Sequencer driver (CA3207E) output circuit.

## Linear Integrated Circuits

## CA3207E, CA3208E




92 cs-34437

Fig. 9 - Segment-latch driver (CA3208E) timing waveforms.

*Output terminals must not be shorted to ground because the resultant shortcircuit current may cause damage to the device.

Fig. 10 - Segment latch-driver (CA3208E) output circuit.


NOTE: 2 DISPLAYS CAN BE OPERATED SIMULTANEOUSLY USING ONLY I 2 DISPLAYS CAN BE OPERATED SIMULTANEOUSLY U

Fig. 11 - Typical systems application of the CA3207E and CA3208E display circuits.


Fig. 12 - Typical systems application of the CA3207E and 2 CA3208E circuits for a total 28-character display.


The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually $7 \mathrm{mils}(0.17 \mathrm{~mm})$ larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$ inch).

## Arrays <br> Technical Data

Amplifier/DiodeAmpifiler
CA3026
CA3035 ..... 362
CA3048 ..... 365
CA3049 ..... 372
CA3052 ..... 377
CA3054 ..... 354
CA3060 ..... 224
CA3102 ..... 372
Diode
CA3019 ..... 384
CA3039 ..... 386
CA3141 ..... 390
$\triangle C M O S$ types
Transistor Page
CA1724 ..... 393
CA1725 ..... 393
CA3018. ..... 396
CA3036 ..... 402
CA3045 ..... 404
CA3046 ..... 404
CA3050 ..... 410
CA3051 ..... 410
CA3081 ..... 332
CA3082 ..... 332
CA3083 ..... 418
CA3084 ..... 422
CA3086. ..... 427
CA3093. ..... 432
CA3096 ..... 438
CA3097 ..... 448
CA3118. ..... 459
CA3127. ..... 466
CA3128. ..... 471
CA3138 ..... 473
CA3146 ..... 459
CA3183 ..... 459
CA3227 ..... 476
CA3246 ..... 476
CA3600 $\triangle$ ..... 479

CA3026, CA3054


# Transistor Array - Dual Independent Differential Amplifiers 

For Low Power Applications
at Frequencies from DC to 120 MHz

## Features

- Two differential amplifiers on a common substrate
- Independently accessible inputs and outputs
- Maximum input offset voltage - $\pm 5 \mathrm{mV}$
- Full military temperature-range capability -$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Limited temperature range $-0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ for CA3054

The CA3026 and CA3054 each consists of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The sixn-pn transistors which comprise the amplifiers are generalpurpose devices which exhibit low $1 / \mathrm{f}$ noise and a value of $\mathrm{f}_{\mathrm{T}}$ in excess of 300 MHz . These features make the CA3026 and CA3054 useful from dc to 120 MHz . Bias and load resistors have been omitted to provide maximum application flexibility.
The monolithic construction of the CA3026 and CA3054 provides close electrical and thermal matching of the amplifiers. This feature makes these devices particularly useful in dual-channel applications where matched performance of the two channels is required.
The CA3026 is supplied in a hermetic 12-lead TO-5-style package and is rated for full military operating-temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
The CA3054 is supplied in a 14 -lead plastic dual-in-line package with a limited temperature range. The availability of extra terminals allows the introduction of an independent substrate connection for maximum flexibility.


Fig.1a . Schematic Diagram for CA3026.

## Appilcations

- Dual sense amplifiers
- Dual Schmitt triggers
- Multifunction combinations - RF/Mixer/Oscillator; Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Pairs of balanced mixers
- Synthesizer mixers
- Balanced (push-pull) cascode amplifiers


Fig.7b - Schematic Diagram for CA3054.

CAUTION: SUbstrate MUST be maintained negative with respect to all collector terminals of this device. See Maximum Voltage Ratings chart.

## MA XIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, AT $T_{A}=25^{\circ} \mathrm{C}$

| Power Dissipation, P: | CA3026 | CA3054 |  |
| :---: | :---: | :---: | :---: |
| Any one transistor | 300 | 300 | mW |
| Total package | 600 | 750 | mW |
| For $\mathrm{T}_{\mathrm{A}}>55^{\circ} \mathrm{C}$. | rate at 5 | 6.67 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Temperature Range: |  |  |  |
| Operating | 5 to +125 | 40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage | 5 to +150 | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

The following ratings apply for each transistor in the device:

| Collector-to-Emitter Voltage, $\mathrm{V}_{\mathrm{CEO}}$. | 15 | V |
| :---: | :---: | :---: |
| Collector-to-Base Voltage, $\mathrm{V}_{\mathrm{CBO}}{ }^{\text {- }}$ | 20 | V |
| Collector-to-Substrate Voltage, $\mathrm{V}_{\mathrm{ClO}}{ }^{*}$ | 20 | V |
| Emitter-to-Base Voltage, $\mathrm{V}_{\text {EBO }}$. | 5 | V |
| Collector Current, $\mathrm{I}_{\mathbf{C}}$ | 50 | mA |

LEAD TEMPERATURE (During Soldering)
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ )
from case for 10 seconds max.
$+265^{\circ} \mathrm{C}$

* The collector of each transistor of the CA3026 and CA3054 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide
for normal transistor action. The substrate should be maintained at signal (AC) ground by means of a suitable grounding capacitor, to avoid undesired coupling between transistors.


## Maximum Voltage Ratings

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal $1^{\dagger}$ and horizontal terminal $3^{\dagger}$ is +15 to -5 volts.
$\dagger$ For CA3026; corresponding terminals for CA3054 are vertical terminal 2 and horizontal terminal 4.

| $\begin{aligned} & \text { CA3054 } \\ & \text { TERMINAL NO. } \end{aligned}$ |  | 13 | 14 | 1 | 2 | 3 | 4 | 6 | 7 | 8 | 9 | 11 | 12 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CA3026 $\rightarrow$ TERMINAL No. | 10 | 11 | 12 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | $\begin{gathered} \text { Note } 1 \\ 9 \end{gathered}$ | $\begin{gathered} \text { Note l } \\ 9 \end{gathered}$ |
| 13 | $10$ |  | $\begin{gathered} 0 \\ -20 \end{gathered}$ | * | $\begin{aligned} & +5 \\ & -5 \end{aligned}$ | * | $\stackrel{+5}{+15}$ | * | * | * | * | * | * | * |
| 14 | 11 |  |  | * | * | * | $\begin{gathered} +20 \\ 0 \end{gathered}$ | * | * | * | * | * | * | $\begin{gathered} +20 \\ 0 \end{gathered}$ |
| 1 | 12 |  |  |  | $\begin{gathered} +20 \\ 0 \end{gathered}$ | * | $\begin{gathered} +20 \\ 0 \end{gathered}$ | * | * | * | * | * | * | +20 0 |
| 2 | 1 |  |  |  |  | * | $\begin{array}{\|c\|} \hline+15 \\ -5 \\ \hline \end{array}$ | * | * | * | * | * | * | * |
| 3 | 2 |  |  |  |  |  | $\begin{aligned} & +1 \\ & -5 \end{aligned}$ | * | * | * | * | * | * | * |
| 4 | 3 |  |  |  |  |  |  | * | * | * | * | * | * | * |
| 6 | 4 |  |  |  |  |  |  |  | 0 -20 | * | $\begin{aligned} & +5 \\ & -5 \end{aligned}$ | * | $\begin{gathered} +15 \\ -5 \end{gathered}$ | * |
| 7 | 5 |  |  |  |  |  |  |  |  | * | * | * | * | +20 0 |
| 8 | 6 |  |  |  |  |  |  |  |  |  | $\begin{gathered} +20 \\ 0 \end{gathered}$ | * | * | +20 0 |
| 9 | 7 | - |  |  |  |  |  |  |  |  |  | * | $\stackrel{+15}{-5}$ | * |
| 11 | 8 |  |  |  |  |  |  |  |  |  |  |  | $+{ }_{-}^{+}$ | * |
| 12 | 9 |  |  |  |  |  |  |  |  |  |  |  |  | * |
| 5 | 9 |  |  |  |  |  |  |  |  |  |  |  |  | Ref Substrate |

* Voltages are not normally applied between these terminals. Voltages appearing between the se terminals will be safe if the specified limits between all other terminals are not exceeded.
Current Ratings

| CA3054 <br> TERMINAL <br> No. | CA3026 <br> TERMINAL <br> No. | IIN <br> mA | IOUT <br> mA |
| :---: | :---: | :---: | :---: |
| 13 | 10 | 5 | 0.1 |
| 14 | 11 | 50 | 0.1 |
| 1 | 12 | 50 | 0.1 |
| 2 | 1 | 5 | 0.1 |
| 4 | 3 | 5 | 0.1 |
| 6 | 4 | 5 | 0.1 |
| 7 | 5 | 50 | 0.1 |
| 8 | 6 | 50 | 0.1 |
| 9 | 7 | 5 | 0.1 |
| 11 | 8 | 5 | 0.1 |
| 12 | 9 | 0.1 | 50 |

- Terminal No. 10 of CA3054 is not used

Note 1: In the CA3026 terminal No. 9 is connected to the emitter of Q4, the reference substrate, and the case; therefore, the case should not be grounded. Two terminal 9 columns (CA3026) appear in the voltage rating chart because it is a composite chart for both the CA3026 and the CA3054. Wherever an asterisk chart for both the CA3026 and the Coting is shown in the other column 9 , the asterisk should be ignored.

## Linear Integrated Circuits

CA3026, CA3054
ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$

| CHARACTERISTICS | SYMBOLS | TEST CONDITIONS | $\begin{aligned} & \text { TEST } \\ & \text { CIR- } \\ & \text { CUIT } \end{aligned}$ | $\begin{aligned} & \text { CA3026 } \\ & \text { CA3054 } \\ & \text { LIMITS } \end{aligned}$ |  |  | UNITS | TYPICAL CHARACTERISTICS CURVES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | FIG. | MIN. | TYP. | MAX. |  | FIG. |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| For Each Differential Amplifier |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{10}$ |  | - | . | 0.45 | 5 | mV | 6 |
| Input Offset Current | ${ }_{10}$ |  | - | . | 0.3 | 2 | $\mu \mathrm{A}$ | 7 |
| Input Bias Current | I | $V_{C B}=3 \mathrm{~V}$ | - | - | 10 | 24 | $\mu \mathrm{A}$ | 3 |
| Ourescent Operating Current Ratio | $\frac{C_{\left(Q_{1}\right)}}{I_{\left(Q_{2}\right)}} \text { it } \frac{I_{\left(1 Q_{5}\right)}}{\left.I_{\left(Q_{6}\right)}\right)}$ | $\mathrm{I}_{\mathrm{E}(\mathrm{Q} 3)}=\mathrm{I}_{\mathrm{E}(\mathrm{Q4})}=2 \mathrm{~mA}$ | - | - | $\begin{gathered} 0.98 \text { to } \\ 1.02 \end{gathered}$ | . | - | 3 |
| Temperature Coefficient Magnitude of Input-Offset Voltage | $\frac{\left\|\Delta V_{\text {IO }}\right\|}{\Delta T}$ |  | - | - | 1.1 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 5 |
| For Each Transistor |  |  |  |  |  |  |  |  |
| DC Forward Base-toEmitter Voltage | $V_{B E}$ |  | - | $\cdot$ | $\begin{aligned} & 0.630 \\ & 0.715 \\ & 0.750 \\ & 0.800 \end{aligned}$ | $\begin{array}{\|l\|} \hline 0.700 \\ 0.800 \\ 0.850 \\ 0.900 \end{array}$ | V | 6 |
| Temperature Coefficient of Base-to-Emitter Voltage | $\frac{\Delta V_{B E}}{\Delta T}$ | $V_{C B}-3 \mathrm{~V}, I_{C}=1 \mathrm{~mA}$ | - | - | -1.9 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 4 |
| Collector-Cutoff Current | $\mathrm{I}_{\mathrm{CBO}}$ | $\mathrm{V}_{C B}-10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | - | - | 0.002 | 100 | nA | 2 |
| Collector-to-Emitter Breakdown Voltage | $V_{\text {(BR)CEO }}$ | ${ }^{\prime} \mathrm{C}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}-0$ | - | 15 | 24 | - | V | . |
| Collector-to-Base Breakdown Voltage | $V_{(B R) C B O}$ | ${ }^{\prime} \mathrm{C}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ | - | 20 | 60 | . | V | - |
| Collector-to-Substrate Breakdown Voltage | $V_{(B R) C I O}$ | ${ }^{\prime} \mathrm{C}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{Cl}}=0$ | - | 20 | 60 | - | V | - |
| Emitter-to-Base Breakdown Voltage | $V_{(B R) E B O}$ | $I_{E}=10 \mu \mathrm{~A}, \mathrm{I}^{\prime}=0$ | - | 5 | 7 | - | V | $\cdot$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Common-Mode Rejection Ratıo For Each Amplifier | CMR | $\begin{aligned} & V_{C C}=12 \mathrm{~V} \\ & V_{E E}-6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{x}}-3.3 \mathrm{~V} \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ | 8a | . | 100 | - | dB | 8 b |
| AGC Range, One Stage | AGC |  | 9a | . | 75 | . | dB | 9 b |
| Voltage Gain, Single Stage Double-Ended Output | A |  | 9 a | - | 32 | - | dB | 9 b |
| AGC Range, Two Stage | AGC |  | 10a | . | 105 | - | dB | 10b |
| Voltage Gaın, Two Stage Double-Ended Output | A |  | 10a | - | 60 | - | dB | 10b |
| Low-Frequency, Small-Signal <br> Equivalent-Circuit Characteristics: (For Single Transistor) |  |  |  |  |  |  |  |  |
| Forward Current-Transfer Ratio | $h_{\text {fe }}$ | $\begin{aligned} & \mathrm{I}=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{CE}}=3 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA} \end{aligned}$ | - | - | 110 | - | $\stackrel{\square}{ }$ | 11 |
| Short-Circuit Input Impedance | $h_{1 e}$ |  | - | - | 3.5 | - | $\mathrm{k} \Omega$ | 11 |
| Open-Circuit Output Impedance | $\mathrm{h}_{\text {oe }}$ |  | - | - | 15.6 | - | $\mu \mathrm{mho}$ | 11 |
| Open-Circuit Reverse VoltageTransfer Ratio | ${ }^{\text {re }}$ |  | - | - | $1.8 \times 10^{-4}$ | - | . | 11 |


| DYNAMIC CHARACTERISTICS CONT'D. |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1/f Noise Figure (For Single Transistor) | NF | $f=1 \mathrm{kHz}, \mathrm{V}_{\text {CE }}=3 \mathrm{~V}$ | - | - | 3.25 | - | dB | - |
| Gain-Bandwidth Product (For Single Transistor) | ${ }^{\mathrm{f}} \mathrm{T}$ | $\mathrm{V}_{\mathrm{CE}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=3 \mathrm{~mA}$ | - | - | 550 | - | MHz | 12 |
| Admittance Characteristics; Differential Circuit Configuration: (For Each Amplifier) |  |  |  |  |  |  |  |  |
| Forward Tranšfer Admittance | $\mathrm{y}_{21}$ | $V_{C B}=3 V$ <br> Each Collector $\begin{aligned} & I_{\mathrm{C}} \approx 1.25 \mathrm{~mA} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | - | - | -20+j0 | - | mmho | 13a |
| Input Admittance | $y_{11}$ |  | - | - | $0.22+$ j0.1 | $\cdot$ | mmho | 13b |
| Output Admittance | $\mathrm{y}_{22}$ |  | - | - | $0.01+50$ | - | mmho | 13c |
| Reverse Transfer Admittance | $\mathrm{y}_{12}$ |  | - | - | -0.003 + j 0 | - | mmho | 13d |
| Admittance Characteristics; Cascode Circuit Configuration: (For Each Amplifier) |  |  |  |  |  |  |  |  |
| Forward Transfer Admittance | $\mathrm{y}_{21}$ | $\begin{aligned} & V_{C B}=3 \mathrm{~V} \\ & \text { Total Stage } \\ & \mathrm{I} \approx 2.5 \mathrm{~mA} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | - | - | 68-j0 | - | mmho | 14a |
| Input Admittance | $y_{11}$ |  | - | - | 0.55+j0 | - | mmho | 14 b |
| Output Admittance | $\mathrm{y}_{22}$ |  | - | - | 0+j0.02 | - | mmho | 14c |
| Reverse Transfer Admittance | $y_{12}$ |  | - | - | 0.004-j0.005 | - | $\mu \mathrm{mho}$ | 14 d |
| Noise Figure | NF | $\mathrm{f}=100 \mathrm{MHz}$ | - | - | 8 | - | dB | - |

TYPICAL STATIC CHARACTERISTICS


* For CA3054: use data from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ only

Fig. 2 - Collector-to-base cutoff current vs ambient temperature for each transistor.


Fig. 3 - Input bias current characteristic vs collector current for each transistor.

Linear Integrated Circuits

## TYPICAL STATIC CHARACTERISTICS



Fig. 4 -Base-to-emitter voltage characteristic for each transistor vs ambient temperature.


Fig. 5 - Offset voltage characteristic vs ambient temperature for differential pairs.

* For CA3054: use data from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ only


Fig. 6 - Static base-to-emitter voltage characteristic and input offset voltage for differential pairs vs emitter


Fig. 7 - Input offset current for matched differential pairs vs collector current. current.

## TYPICAL DYNAMIC CHARACTERISTICS

COMMON MODE REJECTION RATIO

Terminal Numbers in Circles are for CA3026
Terminal Numbers in Square Boxes are for CA3054

92CS-15246R1

(a) Test setup

Fig. 8


DC BIAS VOLTS ON TERMINAL (B) 11 (Vx) 92CS-15253RI
(b) Characteristic

## TYPICAL DYNAMIC CHARACTERISTICS (cont'd)

## SINGLE-STAGE VOLTAGE GAIN

Terminal Numbers in Circles are far CA3026

Terminal Numbers in Square Boxes are far CA3054

(a) Test setup

(b) Characteristic

Fig. 9
TWO-STAGE VOLTAGE GAIN
Terminal Numbers in Circles are for CA3026
Terminal Numbers in Square Baxes


92CS-15248Ri

## (a) Test setup


(b) Characteristic

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR


Fig. 11 - Forward current-transfer ratio $\left(h_{\mathrm{fe}}\right)$, short-circuit input impedance ( $h_{i e}$ ), open-circuit output impedance ( $h_{o e}$ ), and open-circuit reverse voltage-transfer ratio ( $h_{\text {re }}$ ) vs collector current for each transistor.


Fig.12-Gain-bandwidth product ( $f_{T}$ ) vs collector current.

## Linear Integrated Circuits

## CA3026, CA3054

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH DIFFERENTIAL AMPLIFIER


Fig.13(a) - Forward transfer admittance $\left(Y_{21}\right)$ vs frequency.


Fig.13(b) - Input admittance ( $\mathrm{Y}_{1}$ ).


Fig.13(c) - Output admittance ( $Y_{22}$ ) vs frequency.


Fig.13(d) - Reverse transfer admiftance ( $\mathrm{Y}_{12}$ ) vs frequency.

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH CASCODE AMPLIFIER


Fig.14(a) - Forward transfer admittance ( $Y_{21}$ ) vs frequency.


Fig.14(b) - Input admittance ( $Y_{11}$ ) vs frequency.

## Arrays <br> CA3026, CA3054

TYPICAL CHARACTERISTICS FOR EACH CASCODE AMPLIFIER (cont'd)


Fig.14(c) - Output admittance $\left(Y_{22}\right)$ vs frequency.


Fig.14(d) - Reverse transfer admittance ( $\mathrm{Y}_{12}$ ) vs frequency.


## Ultra-High-Gain Wide-Band Amplifier Array

## Features:

- Three separate amplifiers - gain and bandwidth for each amplifier can be adjusted with suitable external circuitry
- Amplifiers operable independently or in cascade
- Exceptionally high cascade voltage gain - 129 dB typ. at 40 kHz
- Low noise performance

Wide-band response

- All amplifiers single-ended - only one power supply required
- Wide operating temperature range -$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Built-in temperature compensation

Hermetically sealed, all-welded 10lead TO-5 style metal package with straight or formed leads

## Appilications:

■ Three individual general-purpose amplifiers

- Ideal for service in remote-control amplifiers - e.g., TV receivers
- Available in two electrically identical versions: CA3035 with straight leads; CA3035V1 with formed leads


Fig. 1 - Schematic Diagram for CA3035 and CA3035V1


Fig. 2 - Typical Remote Control System

ABSOLUTE-MAXIMUM RATINGS:
Operating Temperature Range . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . $-65^{\circ} \mathrm{C}$ to $+200^{\circ} \mathrm{C}$
Device Dissipation . . . . . . . . . . . . . 300 mW
Input Voltage . . . . . . . . . . . . . . . $1 \mathrm{~V} \mathrm{p-p}$
Supply Voltage . . . . . . . . . . . . . . . . . . . +15 V

## ELECTRICAL CHARACTERISTICS AT TA $=25^{\circ} \mathrm{C}$

| CHARACTERISTICS | SYMBOLS | SPECIAL TEST CONDITIONS | TESTCIRCUITSANDCHARAC-TERISTIISCURVES | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | CA3035, CA3035VI |  |  |  |
|  |  |  |  | Min. | Typ. | Max. |  |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Quiescent Operating Voltage | $\begin{aligned} & \text { v3 } \\ & \text { v5 } \\ & \text { v7 } \end{aligned}$ | $V \dot{C} C=+9 v$ | Fig. 3 | - | 2 1.9 4.9 | - | $\begin{aligned} & \bar{v} \\ & v \\ & v \end{aligned}$ |
| Total Current Drain | $1 d$ | $\begin{aligned} V C C & =+9 V \\ R_{L 3} & =5 \mathrm{~K} \Omega \end{aligned}$ | Fig. 3 | 3.5 | 5 | 7.5 | mA |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Voltage Gain: <br> Amplifier No.l <br> Amplifier No. 2 <br> Amplifier No. 3 | $\begin{aligned} & A_{1} \\ & A_{2} \\ & A_{3} \end{aligned}$ | $\begin{aligned} & f=40 \mathrm{kHz}, \\ & v_{C C}=+9 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 40 \\ & 40 \\ & 38 \end{aligned}$ | $\begin{aligned} & 44 \\ & 46 \\ & 42 \end{aligned}$ | - | $\begin{aligned} & d B \\ & d B \\ & d B \end{aligned}$ |
| Output Voltage Swing | Vout <br> V out <br> V2out <br> vzout | $\begin{aligned} & R L 1=10 \mathrm{~K} \Omega \\ & R L 2=10 \mathrm{~K} \Omega \\ & R_{L 3}=5 \mathrm{~K} \Omega \\ & \text { Sinusoidal } \\ & \text { Output, } \\ & V_{C C}=+9 \mathrm{~V} \end{aligned}$ |  | - | $\begin{gathered} 2 \\ 2.6 \\ 8 \end{gathered}$ | - | $\begin{aligned} & V_{p-p} \\ & V_{p-p} \\ & V_{p-p} \end{aligned}$ |
| Input Resistance: <br> Amplifier No.l <br> Amplifier No. 2 <br> Amplifier No. 3 | $\begin{aligned} & R_{1} \text { in } \\ & R_{2} \text { in } \\ & R_{3} \text { in } \end{aligned}$ | $\mathrm{f}=40 \mathrm{kHz}$ |  | - | $\begin{gathered} 50 K \\ 2 K \\ 670 \end{gathered}$ | - | $\Omega$ $\Omega$ $\Omega$ |
| Output Resistance | Riout <br> R2out <br> Rzout | $f=40 \mathrm{kHz}$ |  | - | $\begin{aligned} & 270 \\ & 170 \\ & 100 \mathrm{~K} \end{aligned}$ | - | $\Omega$ $\Omega$ $\Omega$ |
| Bandwidth at <br> -3dB point: <br> Amplifier No.l <br> Amplifier No. 2 <br> Amplifier No. 3 | BWI <br> BW2 <br> $\mathrm{BW}_{3}$ | $v_{C C}=+9 v$ | $\begin{aligned} & \text { Fig. } 5 \\ & \text { Fig. } 6 \\ & \text { Fig. } 7 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 500 \\ & 2.5 \\ & 2.5 \end{aligned}$ | - | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Noise Figure Amplifier No. 1 | NFI | $\begin{array}{r} f=1 \mathrm{kHz}, \\ R_{S}=1 \mathrm{k} \Omega \end{array}$ | Fig. 4 | - | 6 | 7 | dB |
| Sensitivity |  | $\begin{aligned} & \mathrm{VCC}=+13 \mathrm{~V} \\ & \text { Relay }\left(\mathrm{K}_{1}\right) \\ & \text { Current }=7.5 \mathrm{~mA} \end{aligned}$ | Fig. 2 | - | 100 | 150 | $\mu \mathrm{V}$ |

## Linear Integrated Circuits

## CA3035, CA3035V1

## STATIC CHARACTERISTICS

TEST CIRCUIT


Fig. 3

NOISE FIGURE TEST CIRCUIT


NOTE: SET ALL INTERNAL POWER SUPPLIES ON QUAN TECH NOISE ANALYZER TO ZERO VOLTS.

Fig. 4

TYPICAL 1st-AMPLIFIER RESPONSE


Fig. 5
TYPICAL 2nd-AMPLIFIER RESPONSE


92CS-14636
Fig. 6

TYPICAL 3rd-AMPLIFIER RESPONSE


Fig. 7


## Four Independent AC Amplifiers

For Low-Noise and General AC Applications In Industrial Service

## features

- Four AC omplifiers on o common substrote
- Independently occessible inputs ond outputs
- Operotes from single-ended supply
EACH AMPLIFIER

- High voltoge goin.............................. 53 dB min.

The RCA CA3048 is a silicon monolithic integrated circuit consisting of four independent identical AC amplifiers which can operate from a single-ended power supply..
The amplifiers inelude internal D( bias and feedhack to provide temperaturestabilized operation: They may be used in a wide varicty of AC applications in which operational amplifiers have previously been used.
Each high gain amplifier has a high impedance noninverting input, and a lower impedance inverting imput for the application of feedback. Two power-supply terminals and two ground terminals are provided to reduce internal and external eoupling between amplifiers.

The cazofe is supplied in a lif-lead dual-in-line plastic package.

- High input resistonce ..... $90 \mathrm{k} \Omega$ typ.
- Undistorted output voltoge 2 V rms min.
- Output Impedonce ......... $1 \mathrm{k} \Omega$ typ.
- Open-loop bondwidth ...... 300 kHz typ.


## APPLICATIONS

- Multi-chonnel or coscode operotion
- Low-level preomplifiers
- Equolizers
- Lineor signol mixers
- Tone generotors
- Multivibrators
- AC integrotors


Fig. 1 - Block diogrom for CA3048.

## Linear Integrated Circuits

## CA3048

ABSOLUTE-MAXIMUM RATINGS of $T_{A}=25^{\circ} \mathrm{C}$ :
DISSIPATION:
At $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$
750 mW
Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$
Derate linearly at $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

TEMPERATURE RANGE:
Operating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
POWER SUPPLY VOLTAGE

$$
+16 \mathrm{~V}
$$

AC INPUT VOLTAGE
0.5 V rms

## MAXIMUM VOLTAGE RATINGS

The following chart gives the range of voltages which :an be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 4 is +2 to -3.6 volts.

| $\begin{array}{\|c\|} \hline \text { TERM- } \\ \text { TNAL } \\ \text { No. } \\ \hline \end{array}$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | ${ }_{0}^{+16}$ | * | * | * | * | * | * | * | * | * | * | * | * | - $\begin{gathered}0 \\ -16\end{gathered}$ | * |
| 2 |  |  | * | $\begin{aligned} & +2.6 \end{aligned}$ | 0 | * | * | $\begin{aligned} & +2 \\ & -3.6 \end{aligned}$ | -3.6 | * | * | ${ }_{+}^{+16}$ | +2 -3.6 | * | $\stackrel{+16}{0}$ | 0 -16 |
| 3 |  |  |  | +5 -5 | * | * | * | * | * | * | * | * | * | * | * | * |
| 4 |  |  |  |  | $\begin{gathered} +3.6 \end{gathered}$ | * | * | * | * | * | * | * | * | * | * | * |
| 5 |  |  |  |  |  | $\begin{gathered} 0 \\ -16 \end{gathered}$ | * | $+2.6$ | $\begin{aligned} & +2 \\ & -3.6 \end{aligned}$ | * | $\begin{gathered} 0 \\ -16 \end{gathered}$ | $\begin{gathered} +16 \\ 0 \end{gathered}$ | $\begin{aligned} & +2 \\ & -3.6 \end{aligned}$ | * | +16 0 | * |
| 6 |  |  |  |  |  |  | * | * | * | * | * | * | $\begin{gathered} 0 \\ -16 \end{gathered}$ | * | * | * |
| 7 |  |  |  |  |  |  |  | +5 <br> +5 | * | * | * | * | * | * | * | * |
| 8 |  |  |  |  |  |  |  |  | * | * | * | * | * | * | * | * |
| 9 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & +5 \\ & -5 \end{aligned}$ | * | * | * | * | * | * |
| 10 |  |  |  |  |  |  |  |  |  |  | * | * | * | * | * | * |
| 11 |  |  |  |  |  |  |  |  |  |  |  | * | * | * | * | * |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  | [16 | * | * | * |
| 13 |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{r}+5 \\ -5 \\ \hline\end{array}$ | * | * |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | * | * |
| 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ${ }_{+}^{+16}$ |
| 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

[^25]
## ELECTRICAL CHARACTERISTICS at $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTICS | SYMBOLS | TEST CONDITIONS | TEST <br> CIR- <br> CUIT | LIMITS CA3048 |  |  | UNITS | TYPICAL CHARACTERISTICS CURVES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | FIG. | MIN. | TYP. | MAX. |  | FIG. |
| STATIC |  |  |  |  |  |  |  |  |
| Current drain per amplifier pair | $\mathrm{I}_{12}$ or $\mathrm{I}_{15}$ | $\mathrm{VCC}_{\text {c }}=+12 \mathrm{~V}$ | 3 | 9.5 | 13.5 | 17.5 | mA | 4,5 |
| $\begin{aligned} & \text { DC Voltage } \\ & \text { at Output Terminals } \end{aligned}$ | $\begin{aligned} & V_{1,} V_{6} \\ & V_{11}, V_{16} \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ | 3 | 6.1 | 6.9 | 8.1 | V | - |
| DC Voltage at Feedback Terminals | $\begin{aligned} & V_{3}, V_{7} \\ & V_{10}, V_{14} \end{aligned}$ | $V C C=+12 V$ | 3 | 1.7 | 2.0 | 2.3 | V | - |
| ```DC Voltage at Input Terminals``` | $\begin{array}{ll} V_{4}, & V_{8}, \\ V_{9}, & V_{13} \\ \hline \end{array}$ | $V_{C C}=+12 \mathrm{~V}$ | 3 | 2.2 | 2.5 | 2.8 | V | - |
| DYNAMIC (Characteristics given are for each amplifier with no AC feedback) |  |  |  |  |  |  |  |  |
| Open-Loop Gain | AOL | $\begin{aligned} V_{C C} & =+12 \mathrm{~V} \\ \mathrm{E}_{1 \mathrm{~N}} & =2 \mathrm{mV} \\ \mathrm{f} & =10 \mathrm{kHz} \end{aligned}$ | 6 | 53 | 58 | - | dB | 7,8 |
| Output Voltage Swing | $\mathrm{V}_{0}(\mathrm{rms})$ | $\begin{aligned} \mathrm{VCC}_{\mathrm{f}} & =+12 \mathrm{~V} \\ & =1 \mathrm{kHz} \\ \mathrm{THD} & =5 \% \end{aligned}$ | 6 | 2.0 | 2.4 | - | V | - |
| Open-Loop-3dB Bandwidth | BW | $\begin{aligned} V_{C C} & =+12 V \\ E_{I N} & =2 \mathrm{mV} \end{aligned}$ | 6 | 250 | 300 | - | kHz | 9 |
| Total Harmonic Distortion | THD | $\begin{gathered} \mathrm{VCC}_{C O}=+12 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \\ \text { EOU }^{2}=2 \mathrm{~V} \mathrm{~ms} \end{gathered}$ | 6 | - | 0.65 | - | \% | 10 |
| Input Resistance | RIN | OPEN LOOP <br> Terminals 3, 7, 10 , and 14 are bypassed to ground $f=1 \mathrm{kHz}$ | - | - | 90 | - | $\mathrm{k} \Omega$ | - |
| Input Capacitance | CIN | $\mathrm{f}=1 \mathrm{MHz}$ | - | - | 9 | - | pF | - |
| Output Resistance | ROUT | Terminals 3, 7, 10 and 14 are bypassed to ground | - | - | 1 | - | $k \Omega$ | - |
| Output Capacitance | COUT | $\mathrm{f}=1 \mathrm{MHz}$ | - | - | 18 | - | pF | - |
| Feedback Capacitance (Output to noninverting Input) | CFB | $\begin{aligned} V_{C C} & =+12 \mathrm{~V} \\ & =1 \mathrm{MHz} \end{aligned}$ | - | - | $<0.1$ | - | pF | - |
| Broad-Band Output Noise Voltage | EN | $\begin{aligned} & \mathrm{V}_{\mathrm{CL}}=+12 \mathrm{X} \\ & \mathrm{~S}=10 \mathrm{k} \Omega \\ & A=40 \mathrm{~dB} \\ & \text { Equivalent } \end{aligned}$ | 11 | $-$ | 0.3 | 1 | mV | - |
| Output Noise Voltage "Weighted" | EN(WT) |  | 12 | - | 0.5 | 2.2 | mV | - |
| Noise Figure | $\begin{gathered} N F \\ \left(R_{S}=5 \mathrm{k} \Omega\right) \end{gathered}$ | 10 Hz | $=$ | - | 10 | - | dB | - |
|  |  | 100 Hz | - | - | 5.8 | - | dB |  |
|  |  | $f=1 \mathrm{kHz}$ | - | - | 2 | - | dB |  |
|  |  | 10 10 kHz | - | - | 1.1 | - | dB |  |
|  |  | 100 kHz | - | - | 0.6 | - | dB |  |
| Inter-Amplifier Audio <br> Separation "Cross Talk" |  | $\begin{aligned} V C C & =+12 \mathrm{~V} \\ \mathrm{f} & =1 \mathrm{kHz} \\ 0 \mathrm{~dB} & =0.78 \mathrm{~V} \end{aligned}$ | 13 | - | <-45 | - | dB | - |
| Inter-Amplifier Capacitance (Any amplifier output to any other amplifier input) | C | $\begin{aligned} V_{C C} & =+12 \mathrm{~V} \\ & =1 \mathrm{MHz} \end{aligned}$ | - | - | $<0.02$ | - | pF | - |

## Linear Integrated Circuits

## CA3048



Fig. 2 - Schematic diagram for CA3048.


- CDNNECT TD apprdpriate terminal tD read vdltage

Fig. 3 - Test circuit for measurement of collector supply voltage and currents.


Fig. 4 - Typical DC supply current vs supply voltage.


Fig. 5 - Typical DC supply current vs ambient temperature.


* Sig Gen should be a low distortion type ( $0.2 \%$ THD or less) HP206A or equivalent.
- Adjustment of $E_{g}$ to 2 volts will make $E_{S}=2 \mathrm{mV}$.

Test Circuit shows Amplifier \#1 under test, to test Amplifiers 2, 3, or 4; Connect terminals as shown in Table.

| AMPLIFIER | TERMINALS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | OUTPUT | INPUT | BYPASS |  |
| 1 | 1 | 4 | 3 |  |
| 2 | 6 | 8 | 7 |  |
| 3 | 11 | 9 | 10 |  |
| 4 | 16 | 13 | 14 |  |

Fig. 6 - Test circuit for measurement of distortion, openloop gain and bandwidth characteristics.


Fig.7-Typical amplifier gain vs DC supply voltage.


Fig. 8 - Typical open-loop gain vs ambient temperature.


Fig.9- Typical open-loop gain vs frequency.

Linear Integrated Circuits

## CA3048



Fig. 10 - Typical total harmonic distortion vs ambient temperature.


To test Amplifiers 1, 2, 3, or 4, connect terminals as shown in Table.

| AMPLIFIER | TERMINALS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | OUTPUT | INPUT | BYPASS |  |
| 1 | 1 | 4 | 3 |  |
| 2 | 6 | 8 | 7 |  |
| 3 | 11 | 9 | 10 |  |
| 4 | 16 | 13 | 14 |  |

Fig. 11 - Test circuit for measurement of broadband noise characteristic.


- L1-2.5 millihenry inductor, dc resistance 0.3 ohms or less.
* Resistors metal film type, $1 \%$. To test amplifiers, connect terminals as shown in Table.

| AMPLIFIER | TERMINALS |  |  |
| :---: | :---: | :---: | :---: |
|  | OUTPUT | INPUT | BYPASS |
| 1 | 1 | 4 | 3 |
| 2 | 6 | 8 | 7 |
| 3 | 11 | 9 | 10 |
| 4 | 16 | 13 | 14 |

Fig. 12 - Test circuit for measurement of "weighted" output noise voltage characteristic.


* V.T.V.M. - Hewlett-Packard Model 400D or equivalent.


## Procedure:

1. Adjust Signal Generator for 0 dB output at reference terminal.
2. Read voltage at other output terminals (Figure shows terminal \#1 used as reference).
Fig.13 - Test circuit for measurement of inter-amplifier audio separation "cross talk" characteristic.

## OPERATING CONSIDERATIONS

## Economical Gain Control

The CA3048 is designed to permit flexibility in the methods by which amplifier gain can be controlled. Fig. 14 shows a curve of the gain of an amplifier when the internal resistive feedback of the device is used in conjunction with an external resistor. Although measured gain of various amplifiers will not be uniform, because of tolerances of internal resistances, this method is very economical and easy to apply.

## Stability

The CA3048, as in other devices having high gain-bandwidth product, requires some attention to circuit layout, design, and construction to achieve stability.
Should the CA3048 be left unterminated, socket capacitance alone will provide sufficient feedback to cause high frequency oscillations; therefore, all test circuits in this data bulletin include loading networks that provide stability under all conditions.


Fig. 14 - Typical amplifier gain vs feedback resistance.

## CA3049T, CA3102E



# DUAL HIGH-FREQUENCY DIFFERENTIAL AMPLIFIERS 

For Low-Power Applications at Frequencies up to 500 MHz<br>Features:<br>- Power Gain 23 dB (typ.) at 200 MHz<br>- Noise Figure 4.6 dB (typ.) at $200 \mathbf{~ M H z}$<br>- Two differential amplifiers on a common substrate<br>- Independently accessible inputs and outputs<br>- Full military-temperature-range capability. $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$ for the CA3102E and for the CA3049T

RCA-CA3049T and CA3102E* consist of two independent differential amplifiers with associated constant-current transistors on a common monolithic substrate. The six transistor which comprise the amplifiers are general-purpose devices which exhibit low $1 / \mathrm{f}$ noise and a value of $\mathrm{f}_{\mathrm{T}}$ in excess of 1 GHz . These features make the CA3049T and CA3102E useful from dc to 500 MHz . Bias and load resistors have been omitted to provide maximum application flexibility.

The monolithic construction of the CA3049T and CA3102E provides close electrical and thermal matching of the amplifiers. This feature makes these devices particularly useful in dual-channel applications where matched performance of the two channels is required.

The CA3102E is like the CA3049T except that it has a separate substrate connection for greater design flexibility. The CA3049T is supplied in the 12 -lead TO-5 package; the CA3102E, in the 14 -lead plastic dual-in-line package.
*Formerly Developmental No. TA6228


## Applications

- VHF amplifiers
- VHF mixers
- Multifunction combinations - RF/Mixer/Oscillator; Converter/IF
- IF amplifiers (differential and/or cascode)
- Product detectors
- Doubly balanced modulators and demodulators
- Balanced quadrature detectors
- Cascade limiters
- Synchronous detectors
- Balanced mixers
- Synthesizers
- Balanced (push-pull) cascode amplifiers
- Sense amplifiers


92CS-20828

MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES,
$A T T_{A}=25^{\circ} \mathrm{C}$

| Power Dissipation, P: | CA3049T | CA3102E |
| :---: | :---: | :---: |
| Any one transistor | 300 | 300 mW |
| Total package. | 600 | 750 mW |
| For $\mathrm{T}_{\mathrm{A}}>55^{\circ} \mathrm{C}$ Derate at: | 5 | $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Temperature Range: |  |  |
| Operating. . . | -55 to +125 | -55 to $+125{ }^{\circ} \mathrm{C}$ |
| Storage | -65 to +150 | -65 to $+150{ }^{\circ} \mathrm{C}$ |

The following ratings apply for each transistor in the devices

| Collector-to-Emitter Voltage, $\mathrm{V}_{\text {CEO }}$ | 15 |
| :---: | :---: |
| Collector-to-Base Voltage, $\mathrm{V}_{\text {CBO }}$ | 20 |
| Collector-to-Substrate Voltage, $\mathrm{V}_{\mathrm{CIO}}{ }^{*}$ | 20 |
| Emitter-to-Base Voltage, $\mathrm{V}_{\text {EBO }}$ | 5 |
| Collector Current, IC | 50 |
| -The collector of each transistor of the CA isolated from the substrate by an integra (terminal 9) must be connected to the mos externai circuit to maintain isolation bet provide for normai transistor action. | CA3102E is he substrate point in the stors and to |

## ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| CHARACTERISTICS | SYMBOLS | TEST CONDITIONS |  | TEST CIRCUIT | CA3102E LIMITS |  |  | CA3049T LIMITS |  |  | UNITS | TYPICAL CHARACTERISTICS CURVES <br> FIG. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | FIG. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |  |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |  |
| For Each Diffarantial A mplifier |  |  |  |  |  | 0.25 | 5 | ... | 0.25 | .-. | mV | -4 |
| Input Offset Voltege | $V_{10}$ |  |  | 1 | ... | 0.3 | 3 | $\cdots$ | 0.3 | $\cdots$ | $\mu \mathrm{A}$ | ... |
| Input Offret Currant | 110 | $13=19=2 \mathrm{~mA}$ |  | 1 | -.. | 13.5 | 3 | $\cdots$ | 13.5 | 33 | $\mu \mathrm{A}$ | 5 |
| Input Bies Current | ${ }_{1 / 8}$ |  |  | 1 | ... | 13.5 | 33 |  | 13.5 | 33 | $\mathrm{Ma}^{\circ}$ | 5 |
| Tempereture Coefficient Megnitude of Input-Offset Voltege | $\begin{gathered} \left\|\Delta V_{10}\right\| \\ \Delta T \end{gathered}$ |  |  | 1 | $\cdots$ | 1.1 | $\cdots$ | $\cdots$ | 1.1 | --- | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ | 4 |
| For Each Trenslstor |  |  |  |  |  |  |  |  |  |  |  |  |
| DC Forwerd Bese-to Emitter Voltege | $V_{\text {be }}$ | $\begin{aligned} & V_{C E}=6 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA} \end{aligned}$ |  | $\cdots$ | 674 | 774 | B74 | -- | 774 | $\cdots$ | mV | 6 |
| Tempereture Coefficlent of Bese-to-Emittar Voltege | $\begin{gathered} \Delta V_{B E} \\ \Delta T \end{gathered}$ | $V_{C E}=6 \mathrm{~V}, \mathrm{I}^{\prime}=$ | 1 mA | $\cdots$ | $\ldots$ | -0.9 | --- | $\cdots$ | $\frac{-0.9}{0.0013}$ | 100 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 6 |
| Collector-Cutoff Current | ${ }^{\text {'CBO }}$ | $V_{C B}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}$ |  | $\ldots$ | ... | 0.0013 | 100 | ... | 0.0013 | 100 | nA | 7 |
| Collector-to-Emitter Breakdown Voltege | $V_{\text {(BR)CEO }}$ | $\mathrm{I}_{C}=1 \mathrm{~mA}, \mathrm{I}_{B}=0$ |  | ... | 15 | 24 | ... | 15 | 24 | $\cdots$ | $\checkmark$ | $\cdots$ |
| Collactor- to-Base Breek duwn Voltage | $V_{\text {(BR) }}$ CBO | ${ }^{\prime} C=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=$ |  | ... | 20 | 60 | ..- | 20 | 60 | -.- | $\checkmark$ | ... |
| Collector-to-Substrete Break down Voltege | $V_{\text {(BR) }{ }^{\text {cio }}}$ | $\mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=$ | $0, I_{E}=0$ | ... | 20 | 60 | ... | 20 | 60 | $\cdots$ | $\checkmark$ | -.. |
| Emitter-to-Bese Breekdown Voltege | $V_{\text {(BR)EBO }}$ | ${ }^{\prime} E=10 \mu \mathrm{~A}, \mathrm{I}^{\prime} \mathrm{C}=$ |  | --- | 5 | 7 | $\cdots$ | 5 | 7 | $\ldots$ | $\checkmark$ | --- |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |  |
| 1/f Noise Figure (For Single Trensistor) | NF | $\begin{aligned} & f=100 \mathrm{KHz}, \mathrm{R}_{\mathrm{S}} \\ & \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA} \end{aligned}$ | $=500 \Omega$ | $\cdots$ | ... | 1.5 | $\cdots$ | $\cdots$ | 1.5 | $\cdots$ | dB | 12 |
| Gain-Bandwidth Product (For Single Trensistor) | ${ }^{\dagger}$ T | $V_{C E}=6 \mathrm{~V}, \mathrm{I}^{\prime}$ | 5 mA | $\cdots$ | $\cdots$ | 1.35 | $\cdots$ | --- | 1.35 | -.. | $\mathrm{GHz}_{\mathbf{z}}$ | 11 |
| Collector-Bese Cepecitence | ${ }^{\text {C }}$ CB | ${ }^{\prime} \mathrm{C}=0$ | $V_{C B}=5 \mathrm{~V}$ | - |  | $\begin{aligned} & 0.28 \\ & 0.15 \end{aligned}$ |  | $\cdots$ | $\begin{aligned} & 0.28 \\ & 0.28 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathbf{p F} \\ & \mathbf{p F} \end{aligned}$ | B |
| Collector-Substrete Cepecitence | Cll | $\mathrm{i}^{\prime} \mathrm{C}=0$ | $\mathrm{VCl}=5 \mathrm{~V}$ |  | ... | 1.65 | --- | ... | 1.65 | $\cdots$ | pF | B |
| For Eech Differential Amplifier |  |  |  |  |  |  |  |  |  |  |  |  |
| Common-Mode Rejaction Ratio | CMR | $I_{3}=I_{9}=2 \mathrm{~mA}$ |  | - | $\cdots$ | 100 | $\cdots$ | $\cdots$ | 100 | $\cdots$ |  | $\ldots$ |
| AGC Aenga, One Stege | AGS | Bios Voltege $=-6 \mathrm{~V}$ |  | 2 | $\cdots$ | 75 | $\cdots$ | $\ldots$ | 75 | $\cdots$ | dB | $\cdots$ |
| Voltege Gein, Single-Ended Output | A | $\begin{aligned} & \text { Bies Voltoge }=-4.2 \mathrm{~V} \\ & f=10 \mathrm{MHz} \end{aligned}$ |  | 2 | 18 | 22 | $\cdots$ | $\cdots$ | 22 | $\cdots$ | dB | 9, 10 |
| Insertion Power Gein | $\mathrm{G}_{\mathrm{p}}$ | $f=200 \mathrm{MHz}$ <br> $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ <br> For Cescode Configuretion $I_{3}=I_{g}=2 \mathrm{~mA}$ <br> For Diff. <br> Ampllfiar <br> Configuration $I_{3}=I_{9}=4 \mathrm{~mA}$ <br> (each collector ${ }^{\prime} c=2 m A \text { ) }$ | Cescode | 3 | $\cdots$ | 23 | $\cdots$ | -- | 23 | $\cdots$ | dB | $\cdots$ |
| Noise Figure | NF |  | Cascode | 3 | $\cdots$ | 4.6 | -.- | ... | 4.6 |  | dB |  |
| Input Admittence | $Y_{11}$ |  | Cescode | ... | .-- | $1.5+$ j 2.45 | ..- | ... | $1.5+$ i 2.45 | --- | mmho | 14, 16, 1 B |
|  |  |  | Diff.Amp. | $\cdots$ | ... | $0.878+j 1.3$ | $\cdots$ | $\cdots$ | $0.878+$ j 1.3 | ... |  | 15, 17, 19 |
| Reverse Trensfar Admittence | $Y_{12}$ |  | Cescode | $\ldots$ | $\cdots$ | 0-j 0.008 | ..- | --- | 0-j 0.008 | ... | mmho | ... |
|  |  |  | Diff. Amp. | ... | $\cdots$ | 0-j0.013 | ... | ... | 0-j0.013 | $\cdots$ |  | $\cdots$ |
| Forward Transfar Admittance | $Y_{21}$ |  | Cescoda | ... | ... | 17.9-j 30.7 | ... | ... | 17.9-j 30.7 | ... | mmho | 26, 28, 30 |
|  |  |  | Diff. Amp. | . | -.. | -10.5 + j 13 | ..- | $\cdots$ | -10.5+ j 13 | --- |  | 27, 29, 31 |
|  |  |  | Cascoda | .-. | .-. | -0.503- j 15 | --- | ... | -0.503-i15 | - | mmho | 20, 22, 24 |
| Output Admittenca | $Y_{22}$ |  | Diff.Amp. | ... | $\cdots$ | $0.071+i 0.62$ | , | $\cdots$ | $0.071+\mathrm{i} 0.62$ | - |  | 21, 23, 25 |

[^26]
## Linear Integrated Circuits

## CA3049T, CA3102E



Fig.1-Static characteristiç test circuit for CA3102E.


Fig.2-AGC range and voltage gain test circuit for CA3102E.

$\mathrm{L}_{1}, \mathrm{~L}_{2}$ - Approx. 1/2 Turn \#18 Tinned Copper Wire, 5/8" Dia. $\mathrm{C}_{1}, \mathrm{C}_{2}-15 \mathrm{pF}$ Variable Capacitors (Hammarlund, MAC-15; or Equivalent)
All Capacitors in $\mu \mathrm{F}$ Unless Otherwise Indicated
All Resistors in Ohms Unless Otherwise Indicated

Fig. 3-200 MHz cascode power gain and noise figure test circuit.

Typical Characteristics for CA3049T and CA3102E


Fig. 4-Input offset voltage vs. emitter current


Fig. 6-Base-to-emitter voltage vs. collector current.


Fig. 5-Input bias current vs. emitter current.


Fig. 7-Collector-cutoff current vs. temperature.

Typical Characteristics for CA3049T and CA3102E (cont'd)


Fig. 8-Capacitance vs. dc bias voltage.

Fig. 11-Gain-bandwidth product vs.


Fig. 9-Voltage gain vs. dc bias voltage.


Fig. 10-Voltage gain vs. frequency.


Fig. 12-1/f noise figure vs. collector current.


Fig. 13-1/f noise figure vs. collector current. collector current.

Typical Input Admittance Characteristics for CA3049T and CA3102



9255-3935

Fig. 14-Input admittance $\left(Y_{11}\right)$ vs. frequency. Fig. 15-Input admittance $\left(Y_{11}\right)$ vs. frequency.


Fig. 16-Input admittance ( $Y_{11}$ ) vs. collector supply voltage.

Fig. 17-Input admittance ( $\mathrm{Y}_{11}$ ) vs. collector supply voltage.



Fig. 18-Input admittance $\left(Y_{11}\right)$ vs. emitter current.


Fig. 19-Input admittance $\left(Y_{11}\right)$ vs. emitter current.

## Linear Integrated Circuits

 CA3049T, CA3102ETypical Output Admittance Characteristics for CA3049T and CA3102E


Fig. 20-Output admittance ${ }^{\prime} Y_{22}$ ) vs. frequency.


Fig. 23-Output admittance ( $Y_{22}$ ) vs. collector supply voltage.


Fig. 21-Output admittance ${ }^{( } Y_{22}$ ) vs. frequency.


Fig. 22-Output admittance $Y_{22}$ ) vs. collector supply voltage.
9255. 3945

Fig. 24-Output admittance ${ }^{\prime} Y_{22}$ ) vs. emitter current.



Fig. 25-Output admittance ( $Y_{22}$ ) vs. emitter current.

Typical Forward Transfer Characteristics for CA3049T and CA3102E


Fig. 26-Forward transfer admittance ( $Y_{21}$ ) vs. frequency.


Fig. 29-Forward transfer admittance ( $Y_{21}$ ) vs. collector supply voltage.


Fig. 27-Forward transfer admittance $\left(Y_{21}\right)$ vs. frequency.

Fig. 30-Forward transfer admittance ( $Y_{21}$ ) vs. emitter current.


Fig. 28-Forward transfer admittance $\left(Y_{21}\right)$ vs. collector supply voltage.


Fig. 31-Forward transfer admittance $\left(Y_{21}\right)$ vs. emitter current.


# Four Independent AC Amplifiers 

Special-Function Sub-System for Stereo Preamplifiers, Magnetic Pickups, Tape Heads, etc.

Features:

- Four AC amplifiers on a common substrate
- Independently accessible inputs and outputs
- Operates from single-ended supply

EACH AMPLIFIER

- High voltage gain - 53 dB min.
- High input resistance - $90 \mathrm{k} \Omega$ typ.
- Undistorted output voltage-2 V rms min.

■ Output impedance - 1 k $\Omega$ typ.

- Open-loop bandwidth - 300 kHz typ.


## Applications:

- Full-function stereo preamplifiers
- Tape recorder and playback preamplifiers
- Tone generators

The RCA-CA3052 is a silicon monolithic integrated circuit designed specifically for stereo preamplifier service. The circuit consists of four independent ac amplifiers which can operate from a single-ended supply.
The CA3052 can operate as an equalizer amplifier in tape recorders, magnetic cartridge phonograph applications, and tone control amplifiers. It can provide all of the amplification necessary for a full-function stereo preamplifier. The CA3052 is supplied in a 16 -lead dual-in-line plastic package.

RCA-CA3052 is schematically identical with the CA3048 Amplifier Array (File No. 377). Each amplifier of the CA3048 is tightly specified for equivalent output noise under a variety of test methods. The CA3052 is specified using RIAA test methods for equivalent input noise using one test method for amplifiers 1 and 4 , and an appropriately different method for amplifiers 2 and 3.
ABSOLUTE-MAXIMUM RATING at $T_{\text {A }}=25^{\circ} \mathrm{C}$ :
DISSIPATION:
Up to $T_{A}=55^{\circ} \mathrm{C}$ ..... 750 mW
Above $T_{A}=55^{\circ} \mathrm{C}$ Derate linearly at $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
TEMPERATURE RANGE:
Operating ..... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ )
from case for 10 seconds max. ..... $+265^{\circ} \mathrm{C}$
POWER SUPPLY VOLTAGE ..... $+16 \mathrm{~V}$
ac input voltage. ..... 0.5 V rms ..... 0.5 V rms

MAXIMUM VOLTAGE RATINGS
The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 4 is +2 to -3.6 volts.

| TERM <br> TNAL <br> INO. <br> No. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | ${ }_{\substack{+16 \\ 0}}$ | * | * | * | * | * | * | * | * | * | * | * | * | - | * |
| 2 |  |  | * | $\stackrel{+}{+3.6}$ | 0 | * | * | $\stackrel{+}{+2}$ | $\stackrel{+}{+2}$ | * | * | ${ }_{\text {+ }}^{+16}$ | +2 +3.6 | * | ${ }_{0}^{+16}$ | - 0 |
| 3 |  |  |  | +5 -5 | * | * | * | * | * | * | * | * | * | * | * | * |
| 4 |  |  |  |  | ${ }_{-2}^{+3.6}$ | * | * | * | * | * | * | * | * | * | * | * |
| 5 |  |  |  |  |  | - 0 | * | +2 <br> -3.6 | +2 <br> -3.6 | * | $\stackrel{0}{-16}$ | ${ }^{+16}$ | $\stackrel{+2}{+3.6}$ | * | ${ }_{+}^{+16}$ | * |
| 6 |  |  |  |  |  |  | * | * | * | * | * | * | - ${ }_{-16}$ | * | * | * |
| 7 |  |  |  |  |  |  |  | +5 +5 | * | * | * | * | * | * | * | * |
| 8 |  |  |  |  |  |  |  |  | * | * | * | * | * | * | * | * |
| 9 |  |  |  |  |  |  |  |  |  | +5 <br> -5 | * | * | * | * | * | * |
| 10 |  |  |  |  |  |  |  |  |  |  | * | * | * | * | * | * |
| 11 |  |  |  |  |  |  |  |  |  |  |  | * | * | * | * | * |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  | - ${ }_{-16}$ | * | * | * |
| 13 |  |  |  |  |  |  |  |  |  |  |  |  |  | +5 -5 | * | * |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | * | * |
| 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ${ }_{+16}^{+16}$ |
| 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.


Fig. 1 - Block diagram of stereo preamplifier using CA3052.


Fig. 2 - Typical DC supply current vs supply voltage.

## ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTICS | SYMBOLS | TEST CONDITIONS | $\begin{aligned} & \text { LIMITS } \\ & \text { CA3052 } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| STATIC |  |  |  |  |  |  |
| Current drain per amplifier pair | $\mathrm{l}_{12}$ or $\mathrm{l}_{15}$ | $\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ | 9.5 | 13.5 | 17.5 | mA |
| ```DC Voltage at Output Terminals``` | $\begin{aligned} & v_{1}, v_{6}, \\ & v_{11}, v_{16} \end{aligned}$ | $\mathrm{V}_{C C}=+12 \mathrm{~V}$ | 6.1 | 6.9 | 8.1 | V |
| DC Voltage at Feedback Terminals | $\begin{array}{ll} v_{3}, & v_{7}, \\ v_{10}, & v_{14} \\ \hline \end{array}$ | $V_{C C}=+12 \mathrm{~V}$ | 1.7 | 2.0 | 2.3 | v |
| DC Voltage at Input Terminals | $\begin{aligned} & v_{4}, v_{8}, \\ & v_{9}, \\ & v_{13} \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ | 2.2 | 2.5 | 2.8 | V |


| DYNAMIC each amplifier with no AC feedback unless otherwise noted-terminals $3,7,10, \& 14$ bypassed to ground |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Open-Loop Gain | ${ }^{\text {AOL }}$ | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =+12 \mathrm{~V} \\ \mathrm{E}_{1 \mathrm{~N}} & =2 \mathrm{mV} \\ \mathrm{f} & =10 \mathrm{kHz} \end{aligned}$ | 53 | 58 | - | dB |
| Open-Loop <br> Output Voltage Swing | $V_{0}$ (ms) | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =+12 \mathrm{~V} \\ f & =1 \mathrm{kHz} \\ \mathrm{THD} & =5 \% \end{aligned}$ | 2.0 | 2.4 | - | v |
| Open-Loop - 3dB Bandwidth | BW | $\begin{aligned} & V_{C C}=+12 \mathrm{~V} \\ & \mathrm{E}_{\mathrm{IN}}=2 \mathrm{mV} \end{aligned}$ | - | 300 | - | kHz |
| $\begin{aligned} & \text { Open-Loop } \\ & \text { Total Harmonic Distortion } \end{aligned}$ | THD | $\begin{gathered} \mathrm{v}_{\mathrm{CC}}=+12 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz} \\ \mathrm{E}_{\mathrm{OUT}}=2 \mathrm{~V} \mathrm{~ms} \end{gathered}$ | - | 0.65 | - | \% |
| Input Resistance | $\mathrm{R}_{1}$ | $\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$ | - | 90 | - | k $\Omega$ |
| Input Capacitance | $\mathrm{C}_{1}$ | $\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | - | 9 | - | pF |
| Output Resistance | $\mathrm{R}_{0}$ | $\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$ | - | 1 | - | k $\Omega$ |
| Feedback Capacitance (Output to noninverting Input) | $\mathrm{C}_{\mathrm{FB}}$ | $\begin{aligned} v_{C C} & =+12 \mathrm{~V} \\ \mathrm{f} & =1 \mathrm{MHz} \end{aligned}$ | - | <0.1 | - | pF |
| Equivalent Input Noise Voltage (Amplifiers $1 \& 4$ ), "C" Filter at Output* | $\mathrm{E}_{\mathrm{I}^{\ddagger}}{ }^{\ddagger}$ | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =+10 \mathrm{~V} \\ R_{\mathrm{S}} & =5 \mathrm{k} \Omega \\ \mathrm{~A} & =45 \mathrm{~dB} \end{aligned}$ | - | 1.7 | 6.4 | $\mu \mathrm{V}$ |
| Equivalent Input Noise Voltage (Amplifiers 2 \& 3) RIAA Compensated* | $\mathrm{E}_{\mathrm{N} 2^{\ddagger}}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=+10 \mathrm{~V} \\ \mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega \\ \mathrm{~A}=64 \mathrm{~dB}(1 \mathrm{kHz}) \end{gathered}$ | - | 4 | 15.0 | $\mu \mathrm{V}$ |
| Inter-Amplifier Audio Separation "Cross Talk ${ }^{11}$ |  | $\begin{aligned} \mathrm{v}_{\mathrm{CC}} & =+12 \mathrm{~V} \\ \mathrm{f} & =1 \mathrm{kHz} \\ 0 \mathrm{~dB} & =0.78 \mathrm{~V} \end{aligned}$ | - | $<-45$ | - | dB |
| Inter-Amplifier Capacitance (Any amplifier output to any other amplifier input) | C | $\begin{aligned} V_{C C} & =+12 \mathrm{~V} \\ f & =1 \mathrm{MHz} \end{aligned}$ | - | < 0.02 | - | pF |

*Per IHF Standard Methods of Measurement for Audio Amplifiers IHF-A-201, 1966
$\ddagger$ ac feedback included in test circuit

## Linear integrated Circuits

## CA3052



Fig. 3-Schematic diagram for CA3052.


Fig. 4 - Test circuit for meesurement of collector
supply voltage and currents.


Fig. 5 - Typicel DC supply current us ambient tempereture.


- Sig Gen should be a low distortion type ( $0.2 \%$ THD or less) - Sig gen should be a
- Adjustment of $\mathrm{Eg}_{\mathrm{g}}$ to 2 volts will make $\mathrm{Es}_{\mathrm{s}}=2 \mathrm{mV}$.

Tost Circult shows Amplifier "1 under test, to test Amplifiers 2, 3,
Connect terminals es shown in Teble.

| AMPLIFIER | TERMINALS |  |  |
| :---: | :---: | :---: | :---: |
|  | OUTPUT | INPUT | BYPASS |
| 1 | 1 | 4 | 3 |
| 2 | 6 | 8 | 7 |
| 3 | 11 | 9 | 10 |
| 4 | 16 | 13 | 14 |

Flg. 6 - Test circuit for measurement of distortion, open-loop gain, and bandwidth characteristics.


Fig. 9 - Typical open-loop gain vs frequency.


Fig. 10 - Typical total harmonic distortion vs ambient temperature.


Fig. 7 - Typical amplifier gain vs DC supply voltage.


Fig. 8 - Typical open-loop gain vs ambient temperature.

*Resistors are low noise precision (1\%) Metal Film type.
Fig. 11 - Test circuit for equivalent input noise voltage measurement, RIAA compensated.

## CA3052



Resistors are low noise precision, (1\%) Metal Film type.
Resistor values are in ohms; capacitance values are in microfarads, unless otherwiee specified
Fig. 12- Tast circuit for massuramant of equivalent input noise voltage of amplifiars 1 and 4.

V.T.V.M. - Hewlett-Packard Model 400 D or equivalent.

Procedure:

1. Adjust $\mathbf{S} \mid g n a l$ Generator for 0 dB output at reference terminal.
2. Read voltage at other output terminals (Figure shows terminal \#1 used as reference).

Fig. 13 - Tast circuit for measuramant of intaramplifier audio saparation "cross talk" charactaristic.


Perfarmance Dato

| Gain at $1-\mathrm{kHz}$ reference | 47 dB |
| :--- | :---: |
| Boast at 100 Hz | 11.5 dB |
| Boast at 10 kHz | 11.5 dB |
| Cut at 100 Hz | 10 dB |
| Cut at 10 kHz | 9 |
| dB |  |

Naise:
At maximum valume (input shorted) $>70 \mathrm{~dB}$ below 1 valt At minimum volume $\quad>80 \mathrm{~dB}$ below 1 volt
Totol harmanic distortion (ot $1-\mathrm{kHz}$ reference and on output of 1 volt) $<0.3$ per cent

92CM-29305
Fig. 14 - Schematic of one channel of a complete stereo preamplifier.

## OPERATING CONSIDERATIONS

## Economical Gain Control

The CA3052 is designed to permit flexibility in the methods by which amplifier gain can be controlled. Fig. 15 shows a curve of the gain of an amplifier when the internal resistive feedback of the device is used in conjunction with an external resistor. Although measured gain of various amplifiers will not be uniform, because of tolerances of internal resistances, this method is very economical and easy to apply.

## Stability

The CA3052, as in other devices having high gain-band-width product, requires some attention to circuit layout, design, and construction to achieve stability.

Should the CA3052 be left unterminated, socket capacitance alone will provide sufficient feedback to cause high frequency oscillations; therefore, all test circuits in this data bulletin include loading networks that provide stability under all conditions.


Fig. 15 - Typical amplifier gain vs feedback resistance.

## Linear Integrated Circuits

## CA3019



## Ultra-Fast Low-Capacitance Matched Diodes

## For Applications in Communications and Switching Systems

## Features:

- Excellent diode match
- Low leakage current
- Low pedestal voltage when gating
- Companion Application Note, ICAN-5299: "Application of the RCA-CA3019 Integrated-Circuit Diode Array"

The RCA-CA3019 consists of six ultra-fast, low capacitance diodes on a common monolithic substrate. Integrated circuit construction assures excellent static and dynamic matching of the diodes, making the array extremely useful for a wide variety of applications in communication and switching systems.

Four of the diodes are internally connected as a "quad" and two are independently accessible. The substrate is internally connected to the 10-lead TO-5-style case.
For applications such as balanced modulators or ring modulators where capacitive balance is important, the substrate should be returned to a DC potential which is significantly more negative (with respect to the active diodes) than the peak signal applied.


Fig. 1 - Schematic Diagram


Fig. 3 - Reverse (leakage) current (any diode) as a function of temperature.


Fig. 2 - DC forward voltage drop (any diode) as a function of temperature.


Fig. 4 - Diode capacitance (any diode) as a function of reverse voltage.

| Absolute-Maximum Ratings: |  |
| :---: | :---: |
| DISSIPATION: |  |
| Any one diode unit | 20 max. mW |
| Total for device | 120 max. mW |
| TEMPERATURE RANGE: |  |
| Storage | -65 to +200 ${ }^{\circ} \mathrm{C}$ |
| Operating | -55 to +125 C |
| Peak Recurrent Forward |  |
|  |  |
| Current, If | 100 mA |
| Peak Forward Surge |  |
| Current, $I_{f}$ (surge) | 100 mA |
| VOLTAGE: See Table |  |

Absolute-Maximum Voltage Limits:

| TERM. | VOLTAGE <br> LIMITS | CONDITIONS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | NEG. | POS. | TERM. | VOLT. |  |
| 1. | -3 | +12 | 7 | -6 |  |
| 2 | -3 | +12 | 7 | -6 |  |
| 3 | -3 | +12 | 7 | -6 |  |
| 4 | -3 | +12 | 7 | -6 |  |
| 5 | -3 | +12 | 7 | -6 |  |
| 6 | -3 | +12 | 7 | -6 |  |
| 7 | -18 | 0 | 1,2, <br> 3,6, | 0 |  |
| 8 | -3 | +12 | 7 | -6 |  |
| 9 | -3 | +12 | 7 | -6 |  |
| 10 | NO CONNECTION |  |  |  |  |
| CASE | INTERNALLY CONNECTED <br> TO TERMINAL 7 |  |  |  |  |
| DO NOT GROUND |  |  |  |  |  |

ELECTRICAL CHARACTERISTICS, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Characteristics Apply for Each Diode Unit, Unless Otherwise Specified

| CHARACTERISTICS | SPECIAL TEST CONDITIONS | LIMITS |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYPE CA3019 |  |  |  |
|  |  | Min. | Typ. | Max. |  |
| DC Forward Voltage Drop | DC Forward Current ( $1_{F}$ ) $=1 \mathrm{~mA}$ | - | 0.73 | 0.78 | V |
| DC Reverse Breakdown Voltage | DC Reverse Current ( $1_{\text {R }}$ ) $=-10 \mu \mathrm{~A}$ | 4 | 6 | - | V |
| DC Reverse Breakdown Voltage Between any Diode Unit and Substrate | DC Reverse Current ( ${ }^{\mathbf{R}}$ ) $=-10 \mu \mathrm{~A}$ | 25 | 80 | - | V |
| DC Reverse (Leakage) Current | DC Reverse Voltage ( $\mathrm{V}_{\mathrm{R}}$ ) $=-4 \mathrm{~V}$ | - | 0.0055 | 10 | $\mu \mathrm{A}$ |
| DC Reverse (Leakage) Current Between any Diode Unit and Substrate | DC Reverse Voltage ( $\mathrm{V}_{\mathrm{R}}$ ) $=-4 \mathrm{~V}$ | - | 0.010 | 10 | $\mu \mathrm{A}$ |
| Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units) | DC Forward Current ( $\mathrm{I}_{\mathrm{F}}$ ) $=1 \mathrm{~mA}$ | - | 1 | 5 | mV |
| Single Diode Capacitance | Frequency (f) $=1 \mathrm{MHz}$ DC Reverse Voltage ( $\mathrm{V}_{\mathrm{R}}$ ) $=-2 \mathrm{~V}$ | - | 1.8 | - | pF |
| Diode Quad-to-Substrate Capacitance | Frequency ( f ) $=1 \mathrm{MHz}$ <br> DC Reverse Voltage ( $\mathrm{V}_{\mathrm{R}}$ ) between Terminal 2,5,6, or 8 of Diode Quad and Terminal 7 (Substrate) $=-2 \mathrm{~V}$ |  |  |  |  |
|  | Terminal 2 or 6 to Terminal 7 | - | 4.4 | - | pF |
|  | Terminal 5 or 8 to Terminal 7 | - | 2.7 | - | pF |
| Series Gate Switching Pedestal Voltage |  | - | 10 | - | mV |

## Linear integrated Circults

CA3039


# Diode Array 

Six Matched Diodes on a Common Substrate
Ultra-Fast Low-Capacitance Matched Diodes
For Applications in Communications and Switching Systems

## Features:

- Excellent reverse recovery time 1 ns typ.
- Matched monolithic construction $V_{\mathrm{F}}$ matched within 5 mV
- Low diode capacitance $-C_{0}=0.65$ pF typical at $V_{\mathrm{H}}=-2 \mathrm{~V}$

The RCA-CA3039 consists of six ultra-fast, low capacitance diodes on a common monolithic substrate. Integrated circuit construction assures excellent static and dynamic matching of the diodes, making the array extremely useful for a wide variety of applications in communication and switching systems.

## Applications

- Balanced modulators or demodulators
- Ring modulators
- High speed diode gates
- Analog switches

Five of the diodes are independently accessible, the sixth shares a common terminal with the substrate.
For applications such as balanced modulators or ring modulators where capacitive balance is important, the substrate should be returned to a DC potential which is significantly more negative (with respect to the active diodes) than the peak signal applied.


Fig. 1 - Schematic Diagram for CA3039.

## ABSOLUTE MAXIMUM RATINGS at $T_{A}=25^{\circ} \mathrm{C}$



LEAD TEMPERATURE (During Soldering)
At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 seconds max.
$+265^{\circ} \mathrm{C}$
ELECTRICAL CHARACTERISTICS, at $T_{A}=25^{\circ} \mathrm{C}$
Characteristics apply for each diode unit, unless otherwise specified.

| CHARACTERISTICS | SYMBOLS | SPECIAL TEST CONDITIONS | LIMITS |  |  | UNITS | CHARAC- <br> TERISTIC <br> CURVES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  | FIG. |
| DC Forward Voltage Drop | $\mathrm{V}_{\mathrm{F}}$ | $\mathrm{I}_{\mathrm{F}}=50 \mu \mathrm{~A}$ | - | 0.65 | 0.69 | V | 2 |
|  |  | 1 mA | - | 0.73 | 0.78 | V |  |
|  |  | 3 mA | - | 0.76 | 0.80 | V |  |
|  |  | 10 mA | - | 0.81 | 0.90 | V |  |
| DC Reverse Breakdown Voltage | $V_{(B R) R}$ | $\mathrm{I}_{\mathrm{R}}=-10 \mu \mathrm{~A}$ | 5 | 7 | - | V | - |
| DC Reverse Breakdown Voltage Between any Diode Unit and Substrate | $V_{(B R) R}$ | $\mathrm{I}_{\mathrm{R}}=-10 \mu \mathrm{~A}$ | 20 | - | - | V | - |
| DC Reverse (Leakage) Current | $\mathrm{I}_{\mathrm{R}}$ | $V_{R}=-4 \mathrm{~V}$ | - | 0.016 | 100 | nA | 3 |
| DC Reverse (Leakage) Current Between any Diode Unit and Substrate | $I_{R}$ | $V_{R}=-10 \mathrm{~V}$ | - | 0.022 | 100 | nA | 4 |
| Magnitude of Diode Offset Voltage (Difference in DC Forward Voltage Drops of any Two Diode Units) | $\left\|V_{F_{1}}-V_{F_{2}}\right\|$ | $\mathrm{I}_{\mathrm{F}}=1 \mathrm{~mA}$ | - | 0.5 | 5 | mV | 2 |
| Temperature Coefficient of $\left\|V_{F_{1}}-V_{F_{2}}\right\|$ | $\frac{\Delta\left\|V_{F_{1}}-V_{F_{2}}\right\|}{\Delta T}$ | $\mathrm{I}_{\mathrm{F}}=1 \mathrm{~mA}$ | - | 1 | - | $\mu \mathrm{V} /{ }^{0} \mathrm{C}$ | 5 |
| Temperature Coefficient of Forward Drop | $\frac{\Delta V_{F}}{\Delta T}$ | $\mathrm{I}_{\mathrm{F}}=1 \mathrm{~mA}$ | - | -1.9 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 6 |
| DC Forward Voltage Drop for Anode-to-Substrate Diode (DS) | $V_{F}$ | $\mathrm{I}_{\mathrm{F}}=1 \mathrm{~mA}$ | - | 0.65 | - | V | - |
| Reverse Recovery Time | $t_{\text {Ir }}$ | $\mathrm{I}_{\mathrm{F}}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{R}}=10 \mathrm{~mA}$ | - | 1 | - | ns | - |
| Diode Resistance | $\mathrm{R}_{\mathrm{D}}$ | $\mathrm{f}=1 \mathrm{kHz}, \mathrm{I}_{\mathrm{F}}=1 \mathrm{~mA}$ | 25 | 30 | 45 | $\Omega$ | 7 |
| Diode Capacitance | $C_{D}$ | $V_{R}=-2 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=0$ | - | 0.65 | - | pF | 8 |
| Diode-to-Substrate Capacitance | $C^{\text {D }}$ | $V_{\text {DI }}=+4 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=0$ | - | 3.2 | - | pF | 9 |

## Linear Integrated Circuits

CA3039
TYPICAL CHARACTERISTICS


Fig. 2 - DC forward voltage drop (any diode) and diode offset voltage vs DC forward current


Fig. 3 - DC reverse (leakage) current (diodes 1,2,3,4,5) vs femperature


Fig. 4-DC reverse (leakage) current between diodes (1,2,3,4,5) and substrate vs temperature


Fig. 5 - Diode offset voltage (any diode) vs temperature


Fig. 6 - DC forward voltage drop (any diode) vs temperature


Fig. 7 - Diode resistance (any diode) vs DC forward current

## TYPICAL CHARACTERISTICS



Fig. 8 - Diode capacitance (diodes 1,2,3,4,5) vs reverse voltage


Fig. 9 - Diode-to-substrate capacitance vs reverse voltage

## CA3141E



# High-Voltage Diode Array 

For Commercial, Industrial, and Military Applications

## Features:

- Matched monolithic construction $V_{F}$ for each diode pair matched to within 0.55 mV (typ.) at $I_{\mathrm{F}}=1 \mathrm{~mA}$
- Low diode capacitance - 0.3 pF (typ.) at $V_{\mathrm{R}}=2 \mathrm{~V}$
- High diode-to-substrate breakdown voltage - 30 V (min.)
- Low reverse (leakage) current 100 nA (max.)

The RCA-CA3141E High-Voltage Diode Array consists of ten general-purpose high-reverse-breakdown diodes. Six diodes are internally connected to form three commoncathode diode pairs, and the remaining four diodes are internally connected to form two common-anode diode pairs. Integrated circuit construction assures excellent static and dynamic matching of the diodes, making the CA3141E extremely useful for a wide variety of applications in communications and switching systems.
The CA3141 is supplied in the 16 -lead dual-in-line plastic package ( E suffix), and in chip form ( H suffix).


92Cs-27173
Fig. 1 - Terminal assignment
MAXIMUM RATINGS, Absolute-Maximum Values:
PEAK INVERSE VOLTAGE (PIV) ..... 30 V
PEAK DIODE-TO-SUBSTRATE VOLTAGE ..... 30 V
PEAK FORWARD SURGE CURRENT [! $I_{F}$ (SURGE)] ..... 100 mA
DC FORWARD CURRENT (If) ..... 25 mA
DISSIPATION:
Any one diode unit 50 mW
Total Package:
Up to $55^{\circ} \mathrm{C}$. ..... 650 mW
For $T_{A}>55^{\circ} \mathrm{C}$ Derate linearly at $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating-55 to $+125^{\circ} \mathrm{C}$Storage-65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.$+265^{\circ} \mathrm{C}$

## ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| CHARACTERISTIC | TEST CONDITIONS |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| DC Forward Voltage Drop, $\mathrm{V}_{\mathrm{F}}$ | $I_{F}$ (Anode) | $100 \mu \mathrm{~A}$ | - | 0.7 | 0.9 | V |
|  |  | 1 mA | - | 0.78 | 1 |  |
|  |  | 10 mA | - | 0.93 | 1.2 |  |
| DC Reverse Breakdown Voltage, $\mathrm{V}_{(\mathrm{BR}) \mathrm{R}}$ | $\mathrm{I}_{\mathrm{F}}=-10 \mu \mathrm{~A}$ |  | 30 | 50 | - | V |
| DC Breakdown Voltage Between Any Diode and Substrate, $V_{(B R) D I}$ | ${ }^{\prime} \mathrm{DI}^{\prime}=10 \mu \mathrm{~A}$ |  | 30 | 50 | - | V |
| DC Reverse (Leakage) Current, $\mathrm{I}_{\mathrm{R}}$ | $V_{F}=-20 \mathrm{~V}$ |  | - | - | 100 | nA |
| DC Reverse (Leakage) Current Between Any Diode and Substrate, IDI | $\mathrm{V}_{\mathrm{DI}}=20 \mathrm{~V}$ |  | - | - | 100 | nA |
| Magnitude of Diode Offset Voltage Between Diode Pairs | $\begin{aligned} & \mathrm{V}_{\mathrm{DI}}=20 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{FA}}=1 \mathrm{~mA} \\ & \hline \end{aligned}$ |  | - | 0.55 | - | mV |
| Temperature Coefficient of Forward Voltage Drop, $\Delta V_{F /} \Delta T$ | $\mathrm{I}_{\mathrm{F}}=1 \mathrm{~mA}$ |  | - | -1.5 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Reverse Recovery Time, $\mathrm{trr}_{\text {r }}$ | $\mathrm{I}_{\mathrm{F}}=2 \mathrm{~mA}, \mathrm{I}^{\prime}$ | 2 mA | - | 50 | - | ns |
| Diode Capacitance, $\mathrm{C}_{\mathrm{D}}$ |  |  | See Fig. 5 |  |  | pF |
| Diode Anode-to-Substrate Capacitance, C DAI |  |  | See Fig. 6 |  |  | pF |
| Diode Cathode-to-Substrate Capacitance, $\mathrm{C}_{\mathrm{DCI}}$ |  |  | See Fig. 7 |  |  | pF |
| Magnitude of Cathode-to-Anode Current Ratio, $\\|_{\mathrm{FC}} / 1_{\mathrm{FA}} \mid$ | ${ }^{\prime}{ }_{F A}=1 \mathrm{~mA}$ | DS $=10 \mathrm{~V}$ | 0.9 | 0.96 | - |  |



## Linear Integrated Circuits

## CA3141E



Fig. 4 - Diode offset voltage vs. magnitude of anode current


Fig. 6 - Diode anode-to-substrate capacitance vs, reverse voltage.


92Cs-27180
Fig. 8 - Forward (cathode) current vs. forward (anode) current.


Fig. 5 - Diode capacitance vs. cathode-to anode reverse voltage.


Fig. 7 - Diode cathode-to-substrate capacitance vs. cathode-to-substrate DC reverse voltage.


Fig. 9 - DC leakage current vs. ambient temperature.


# High-Current N-P-N Transistor Arrays 

Four Individual Sealed-Junction High-Current N-P-N Transistors

## Features:

- High Current - 1 A
- High Breakdown Voltage:

CA1725 $=80 \mathrm{~V}$ dc min. $\mathrm{V}_{(\mathrm{BR})}$ CES
CA1724 @ IC $=10 \mu \mathrm{~A}$

The RCA-CA1724 and -CA1725 are high-current n-p-n transistor arrays each containing 4 individual sealed-junction high-current $n-p-n$ transistors. They are intended for high-current driver applications.
These devices are alike except for breakdown voltage ratings.
The CA1724 and CA1725 are supplied in a 14 -lead dual-in-line plastic package and operate over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

- Silicon Nitride Passivated
- Platinum Silicide Ohmic Contacts
- Electrically similar and pin compatible with industry types MPQ3724,
MPQ3725; FPQ3724, FPQ3725; DH3724, DH3725; SP3724, SP3725 in similar packages


## Applications <br> - High-Current LED Driver <br> - High-Voltage Switching <br> - Relay and Solenoid Driver <br> - Lamp Driver

Comparison of High Current N-P-N Arrays

| CHARACTERISTIC | CA1725 |  |  | CA3725 |  |  | CA3138A |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |
| $\mathrm{V}_{\text {CEO }}$ (sus) | 50 | 58 | - | 50 | - | - | 15 | 20 | - |
| $V_{(B R)} \mathrm{CBO}$ | 80 | 94 | - | 80 | - | - | 25 | 60 | - |
| $V_{\text {( }}(\mathrm{BR}) \mathrm{EBO}$ | 6 | 6.9 | - | 6 | - | - | 5 | 7.2 | - |
| hFE@ 1A | 20 | 25 | - | 20 | - | - | 40 | 170 | - |
| hFE @ 500 mA | 30 | 35 | - | 30 | - | - | 95 | 170 | 二 |
| hFE @ 100 mA | 35 | 40 | - | 35 | - | - | 80 | 160 | 450 |
| $\mathrm{V}_{\mathrm{CE}}(\mathrm{SAT})$ @ 500 mA | - | 0.38 | 0.5 | - | - | 0.5 | - | 0.26 | 0.4 |
| ton@ 500 mA | - | 38 | - | - | - | 40 | - | 31 | - |
| toff @ 500 mA | - | 185 | - | - | - | 60 | - | 105 | - |
| CEB | - | 100 | - | - | 95 | - | - | 77 | - |
| $\mathrm{CBB}^{\text {c }}$ | - | 12.5 | - | - | 12 | - | - | 18 | - |

## CA1724, CA1725 Types

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Characteristic | Test Conditions | LiMITS |  |  |  |  |  | $\begin{aligned} & u \\ & n \\ & i \\ & t \\ & \text { i } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA1724 |  |  | CA1725 |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Collector-to-Emitter Sustaining Voltage, $\mathrm{V}_{\text {CEO }}$ (sus)* | $\mathrm{I}^{\prime} \mathrm{C}=10 \mathrm{~mA}, \mathrm{I} B=0$ | 40 | 45 | - | 50 | 58 | - | V |
| Collector-to-Emitter Breakdown Voltage, $\mathrm{V}_{\text {(BR)CES }}$ | ${ }^{\prime} \mathrm{C}=10 \mu \mathrm{~A}, \mathrm{l}$ B $=0$ | 70 | 75 | - | 80 | 94 | - | V |
| Collector-to-Base Breakdown Volt- age, $V_{(B R) C B O}$ | $\mathrm{IC}=10 \mu \mathrm{~A}, \mathrm{IE}=0$ | 70 | 75 | - | 80 | 94 | - | V |
| Emitter-to-Base Breakdown Voltage, $\mathrm{V}_{(\mathrm{BR}) \mathrm{EBO}}$ | $\mathrm{IE}=10 \mu \mathrm{~A}, \mathrm{IC}=0$ | 6 | 6.9 | - | 6 | 6.9 | - | V |
| Base-to-Emitter Saturation Voltage $V_{B E}(\text { sat })^{*}$ | $\begin{aligned} & I_{C}=500 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{B}}=50 \mathrm{~mA} \end{aligned}$ | 0.75 | 0.89 | 1.0 | 0.75 | 0.9 | 1.0 | V |
| Collector-to-Emitter <br> Saturation Voltage VCE(sat) | $\begin{aligned} & \mathrm{IC}=500 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{B}}=50 \mathrm{~mA} \end{aligned}$ | - | 0.36 | 0.5 | - | 0.38 | 0.5 | v |
| Collector-Cutoff <br> Current, ICBO | $\begin{aligned} & \mathrm{V}_{\mathrm{CB}}=40 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{E}}=0 \end{aligned}$ | - | 0.3 | 1.7 | - | 0.3 | 1.7 | $\mu \mathrm{A}$ |
| Static ForwardCurrent Transter Ratio (Beta), hFE | $\begin{aligned} & I C=100 \mathrm{~mA} \\ & V_{C E}=1.0 \mathrm{~V} \\ & I C=500 \mathrm{~mA}, \\ & V C E=1.0 \mathrm{~V} \\ & I C=A, V_{C E}=1.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 35 \\ & 30 \\ & 20 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \\ & 25 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & 35 \\ & 30 \\ & 20 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \\ & 25 \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ |  |
| Turn-On Time (See (Test Ckt.Fig.6), ton | $\begin{aligned} & \mathrm{IC}=500 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{B}_{1}}=50 \mathrm{~mA} \end{aligned}$ | - | 38 | - | - | 38 | - | ns |
| Turn-Off Time (See Test Ckt.Fig.6), toff | $\begin{aligned} & \mathrm{IC}=500 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}_{1}}= \\ & \mathrm{I}_{\mathrm{B}_{2}=50 \mathrm{~mA}} \end{aligned}$ | - | 185 | - | - | 185 | - | ns |
| Emitter-to-Base Capacitance, $\mathrm{C}_{\mathrm{eb}}$ | $\begin{aligned} & 1 \mathrm{C}=0 \\ & \mathrm{~V}_{\mathrm{EB}}=0.5 \mathrm{~V} \end{aligned}$ | - | 102 | - | - | 100 | - | pF |
| $\begin{aligned} & \text { Collector-to-Base } \\ & \text { Capacitance, } \mathrm{C}_{\mathrm{cb}} \end{aligned}$ | $\begin{aligned} & \mathrm{IE}=0, \\ & \mathrm{~V}_{\mathrm{CB}}=10 \mathrm{~V} \end{aligned}$ | - | 14 | - | - | 12.5 | - | pF |

[^27]

9205-24299
Fig. 1-Terminal diagram (top view).

## MAXIMUM RATINGS, Absolute-Maximum Values:

|  |  | CA1724 | CA1725 |  |
| :---: | :---: | :---: | :---: | :---: |
| COLLECTOR-TO-EMITTER VOLTAGE | $\mathrm{V}_{\text {CEO }}$ | 40 | 50 | V |
| With Base Open |  |  |  |  |
| COLLECTOR-TO-BASE VOLTAGE | $V_{\text {CBO }}$ | 70 | 80 | V |
| EMITTER-TO-BASE VOLTAGE | VEBO |  |  | V |
| With Collector Open |  |  |  | A |
| COLLECTOR CURRENT | ${ }^{1} \mathrm{C}$ |  |  | A |
| POWER DISSIPATION: | PD |  |  |  |
| For Each Transistor |  |  |  | W |
| Total Package.. |  |  |  | W |
| At $\mathrm{T}_{\text {A }}$ above $25^{\circ} \mathrm{C}$ derate linearly (To | Packag |  |  |  |
| AMBIENT TEMPERATURE RANGE: |  |  |  |  |
| Operating |  |  | $\begin{aligned} & 0+125 \\ & 0+150 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage. |  |  | +150 | - |
| LEAD TEMPERATURE (DURING SOL | ERING): |  |  |  |
| At distance $1 / 32$ " ( 3.17 mm ) from | ating |  | 00 | ${ }^{\circ} \mathrm{C}$ |



Fig. 2-Static forward current transfer ratio as a function of collector current.


Fig. 4-Capacitance as a function of reverse voltage.


Fig. 3-Collector-to-emitter voltage as a function of base current.


Fig. 5-Saturation voltage as a function of collector current.


## Linear Integrated Circuits

## CA3018, CA3018A



# General-Purpose Transistor Arrays 

Two Isolated Transistors and<br>a Darlington-Connected Transistor Pair<br>For Low-Power Applications at Frequencies from DC Through the VHF Range

## Features:

- Matched monolithic general purpose transistors
- $H_{\text {fe }}$ matched $\pm 10 \%$
- Vbe matched $\pm 2 \mathrm{mV}$ CA3018A ( $\pm 5 m$ V CA3018)
- Operation from DC to 120 MHz
- Wide operating current range
- CA3018A performance characteristics controlled from $10 \mu A$ to 10 mA
- Low noise figure-3.2dB typical at 1 KHz
- Full military temperature range capability ( -55 to $+125^{\circ} \mathrm{C}$ )


## Applications

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated-Circuit Transistor Array" for suggested applications.

The CA3018 and CA3018A consist of four general purpose silicon n-p-n transistors on a common monolithic substrate.
Two of the four transistors are connected in the Darlington configuration. The substrate is connected to a separate terminal for maximum flexibility.
The transistors of the CA3018 and the CA3018A are well suited to a wide variety of applications in low-power sys-
tems in the DC through VHF range. They may be used as discrete transistors in conventional circuits but in addition they provide the advantages of close electrical and thermal matching inherent in integrated circuit construction.
The CA3018A is similar to the CA3018 but features tighter control of current gain, leakage, and offset parameters making it suitable for more critical applications requiring premium performance.


Fig. 1 - Schematic Diagram for CA3018 and CA3018A

Maximum Ratings, Absolute-Maximum Values, at $T A=25^{\circ} \mathrm{C}$
CA3018 CA3018A

Power Dissipation, P:

| Any one transistor . . . . . . . . . | 300 |
| :--- | :--- | :--- |
| Total package . . . . . . . . . . | 450 |

300 mW

450 mW
Derate at $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for $\mathrm{T}_{\mathrm{A}}>85^{\circ} \mathrm{C}$
Temperature Range:
Operating . . . . . . . . . . . . . . 55 to $+125-55$ to $+125^{\circ} \mathrm{C}$
Storage. . . . . . . . . . . . . . . . -65 to $+150-65$ to $+150^{\circ} \mathrm{C}$

| The follow | $\text { CA30 } 18$ | CA30 |  |
| :---: | :---: | :---: | :---: |
| Collector-to-Emitter Voltage, $\mathrm{V}_{\mathrm{CE}}$ | 15 | 15 | V |
| Collector-to-Base Voltage, $\mathrm{V}_{\text {CBO }}$ | 20 | 30 | V |
| Collector-to-Substrate Voltage, $\mathrm{V}_{\mathrm{CIO}}$ | * 20 | 40 | V |
| Emitter-to-Base Voltage, $\mathrm{V}_{\text {EBO }}$ - | . 5 | 5 | V |
| Collector Current, $\mathrm{I}_{\text {C }}$. . . . . | 50 | 50 | mA |

*The collector of each transistor of the CA3018 and CA3018A is isolated from the substrate by an integral diode. The substrate (terminal 10) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

LEAD TEMPERATURE (During Soldering)
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max.
$+265^{\circ} \mathrm{C}$
Characteristics apply for each transistor in the CA3018 and CA3018A as specified.

| ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$ | SYMBOLS | SPECIAL TEST CONDITIONS | CA3018 LIMITS |  |  | CA3018A LIMITS |  |  | Units | CHARACTERISTICS CURVES <br> Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| Collector-Cutott Current | ${ }^{\text {CBO }}$ | $\mathrm{V}_{C B}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | - | 0.002 | 100 | - | 0002 | 40 | nA | 2 |
| Collector-Cutotf Current | ${ }^{\text {C CeO }}$ | $\mathrm{V}_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ | - | See Curve | 5 | - | See Curve | 0.5 | $\mu \mathrm{A}$ | 3 |
| Collector-Cutoff Current Darlington Pair | ${ }^{\text {I C }}$ COD | $\mathrm{V}_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ | - | - | - | - | - | 5 | $\mu \mathrm{A}$ | - |
| Collector-to-Emitter Breakdown Voltage | $V_{\text {(BR)CEO }}$ | ${ }^{1} \mathrm{C}=\ln \mathrm{A}_{1} \mathrm{I}_{\mathrm{B}}=0$ | 15 | 24 | - | 15 | 24 | - | v | - |
| Collector-to-Base Breakdown Voltage | $V_{\text {(BR) }}$ CBO | $I_{C}=10 \mu A, I_{E}=0$ | 20 | 60 | - | 30 | 60 | - | $v$ | - |
| Emitter-to-B ase Breakdown Voltage | $v_{\text {(BR) }}$ EB0 | ${ }^{\prime} E=10 \mu A, I_{C}=0$ | 5 | 7 | - | 5 | 7 | - | V | - |
| Collector-to-Substrate Breakdown Voltage | $V_{\text {(BR)C10 }}$ | ${ }^{\prime} \mathrm{C}=10 \cdot \mathrm{~A}, \mathrm{I}^{\prime} \mathrm{Cl}=0$ | 20 | 60 | - | 40 | 60 | - | V | - |
| Collector-to-Emitter Saturation Voltage | $V_{\text {CES }}$ | ${ }^{\prime} \mathrm{B}=1 \mathrm{~mA}, 1 \mathrm{C}=10 \mathrm{~mA}$ | - | 0.23 | - | - | 0.23 | 0.5 | V | - |
| Static Fowward Current Transfer Ratio | ${ }^{\text {h }}$ FE | $v_{C E}=3 \mathrm{~V},\left\{\begin{array}{l} I_{C}=10 \mathrm{~mA} \\ I_{C}=1 \mathrm{~mA} \\ I_{C=10 \mu A} \end{array}\right.$ | $30$ | $\begin{gathered} 100 \\ 100 \\ 54 \end{gathered}$ | 200 | $\begin{aligned} & 50 \\ & 60 \\ & 30 \end{aligned}$ | 100 100 54 | - | - | 4 |
| Magnitude of Static-Beta Ratio (Isolated Transistas $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ ) |  | $\mathrm{V}_{\mathrm{CE}}=3 \mathrm{~V}, \mathrm{ICI}^{=} \mathrm{I}_{\mathrm{C} 2}=1 \mathrm{~mA}$ | 0.9 | 0.97 | - | 0.9 | 0.97 | - | - | 4 |
| Static Forward Current Transfer Ratio Darlington Pair $\left(Q_{3} \& Q_{4}\right)$ | ${ }^{\text {hFED }}$ | $v_{C E}=3 V\left\{\begin{array}{l}I_{C}=1 \mathrm{~mA} \\ I_{C}=100 \mathrm{MA}\end{array}\right.$ | 1500 - | 5400 - | - | $\begin{aligned} & 2000 \\ & 1000 \end{aligned}$ | $\begin{aligned} & 5400 \\ & 2800 \end{aligned}$ | - | - | 5 |
| Base-to-Emitter Voltage | $V_{B E}$ | $V_{C E}=3 V \quad \begin{aligned} & I_{E}=1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{E}}=10 \mathrm{~mA}\end{aligned}$ | - | $\begin{aligned} & 0.715 \\ & 0.800 \end{aligned}$ | - | 0.600 | $\begin{aligned} & 0.715 \\ & 0.800 \end{aligned}$ | $\begin{aligned} & 0.800 \\ & 0.900 \end{aligned}$ | v | 6 |
| Input Offset Voltage | $\left\|\begin{array}{l}V_{B E} \\ -V_{B E} \\ \hline\end{array}\right\|$ | $V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}$ | - | 0.48 | 5 | - | 0.48 | 2 | mV | 6,8 |
| Temperature Coefficient: Base-to-Emitter Voftage $Q_{1}, Q_{2}$ | $\frac{\left\|\triangle V_{B E}\right\|}{\Delta T}$ | $\mathrm{V}_{C E}=3 \mathrm{~V}, \mathrm{l}_{\mathrm{E}}=1 \mathrm{~mA}$ | - | 19 | - | - | -1.9 | - | ${ }^{\mathrm{mV} /{ }^{\circ} \mathrm{C}}$ | 7 |
| Base $\left(Q_{3}\right)$ to-Emitter $\left(Q_{4}\right)$ Voltage-Darlington Pair | $\begin{aligned} & V_{B E D} \\ & \left(v_{g-1}\right) \end{aligned}$ | $v_{C E}=3 V \quad \begin{aligned} & I_{E}=10 \mathrm{~mA} \\ & I_{E}=1 \mathrm{~mA}\end{aligned}$ | - | 1.46 1.32 | - | $1.10$ | 1.46 1.32 | $\begin{aligned} & 1.60 \\ & 1.50 \end{aligned}$ | V | 9 |
| Temperature Coetticient: Base-to-Emitter Voltage Darlington Pair-Q3, $\mathrm{Q}_{4}$ | $\left\lvert\, \frac{\left\|\Delta V_{B E D}\right\|}{\Delta T}\right.$ | $V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}$ | - | 4.4 | - | - | 4.4 | - | ${ }^{\mathrm{mV} /{ }^{\circ} \mathrm{C}}$ | 10 |
| Temperature Coefticient: Magnitude of Input-Offset Voltage | $\left\|\frac{\mathrm{NBE}_{1} \cdot \mathrm{~V}_{\mathrm{BE}}^{2}}{}\right\|$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-6 \mathrm{~V}, \\ & \mathrm{C}_{1}=\mathrm{I}_{2}=1 \mathrm{ImA} \end{aligned}$ | - | 10 | - | - | 10 | - | ${ }^{\mu} V^{/ 0}{ }_{C}$ | - |

## Linear Integrated Circuits

## CA3018, CA3018A

## ELECTRICAL CHARACTERISTICS, (CONT'D)

| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low Frequency Noise Figure | NF | $\begin{aligned} & f=1 \mathrm{KHz}, V_{C E}=3 \mathrm{~V}, \mathrm{IC}=10 \mathrm{q}_{\mathrm{L}} \mathrm{~A} \\ & \text { Source resistance }=1 \mathrm{~K} \Omega \end{aligned}$ | - | 3.25 | - | - | 3.25 | - | dB | 11(b) |
| Low-Frequency,Small-Signal <br> Equivalent-Circuit Characteristics: <br> Forward Current-Transfer Ratio |  |  |  |  |  |  |  |  |  |  |
|  | $\mathrm{h}_{\mathrm{fe}}$ | $\mathrm{f}=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{CE}}=3 \mathrm{~V}, \mathrm{I} \mathrm{C}=1 \mathrm{~mA}$ | - | 110 | - | - | 110 | - | - | 12 |
| Short-Circuit Input Impedance | $h_{\text {ie }}$ |  | - | 3.5 | - | - | 3.5 | - | $k \Omega$ | 12 |
| Open-Circuit Output Impedance | $\mathrm{h}_{0}$ |  | - | 15.6 | - | - | 15.6 | - | $\mu \mathrm{mho}$ | 12 |
| Open-Circuit Reverse Voltage-Transier Ratio | $h_{\text {re }}$ |  | - | $1.8 \times 10^{-4}$ | - | - | $1.8 \times 10^{-4}$ | - | - | 12 |
| Admittance Characteristics: <br> Forward Transfer Admittance |  |  |  |  |  |  |  |  |  |  |
|  | $Y_{\text {fe }}$ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CE}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ | - | 31-11.5 | - | - | 31-j1.5 | - | mmho | 13 |
| Input Admittance | $Y_{\text {ie }}$ |  | - | 0.3+j0.04 | - | - | $0.3+j 0.04$ | - | mmho | 14 |
| Output Admittance | $Y_{\text {oe }}$ |  | - | 0.001+j0.03 | - | - | 0.001+j0.03 | - | mmho | 15 |
| Reverse Transfer Admittance | $Y_{\text {re }}$ |  | See Curve |  |  | See Curve |  |  | mmho | 16 |
| Gain-Bandwidth Product | ${ }_{T}$ | $\mathrm{V}_{\text {CE }}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=3 \mathrm{~mA}$ | 300 | 500 | - | 300 | 500 | - | MHz | 17 |
| Emitter-to-Base Capacitance | ${ }^{\text {E }}$ E | $\mathrm{V}_{\mathrm{EB}}=3 \mathrm{~V}, \mathrm{l} \mathrm{I}=0$ | - | 0.6 | - | - | 0.6 | - | pF | - |
| Collector-to-Base Capacitance | ${ }^{C_{C B}}$ | $\mathrm{V}_{C B}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ | - | 0.58 | - | - | 0.58 | - | OF | - |
| Collector-to-Substrate Capacitance | ${ }^{\text {C }}$ C | $\mathrm{V}_{\text {CI }}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ | - | 2.8 | - | - | 2.8 | - | pF | - |

STATIC CHARACTERISTICS


Fig. 2 - Typical Collector-To-Base Cutoff Current vs Ambient Temperature for Each Transistor.


Fig. 3 - Typical Collector-To-Emmiter Cutoff Current vs Ambient Temperature for Each Transistor.

CA3018, CA3018A


Fig. 4 - Typical Static Forward Current-Transfer Ratio and Beta Ratio for Transistors Q, and $Q_{2}$ vs Emitter Current.


Fig. 6 - Typical Static Base-to-Emitter Voltage Characteristic and Input Offset Voltage för $Q_{1}$ and $Q_{2}$ vs Emitter Current.


Fig. 8 - Typical Offset Voltage Characteristic vs Ambient Temperature


Fig. 5 - Typical Static Forwgrd Current - Transfer Ratio for Darlington-connected Transisters $Q_{3}$ and $Q_{4}$ vs Emitter Current.


Fig. 7 - Typical Base-To-Emitter Voltage Characteristic for Each Transistor vs Ambient Temperature


Fig. 9 - Typical Static Input Voltage Characteristic for Darlington Pair $\left(Q_{3}\right.$ and $\left.Q_{4}\right)$ vs Emitter Current

## Linear Integrated Circuits

## CA3018, CA3018A



Fig.10-Typical Static Input Voltage Characteristic for Darlington Pair $\left(Q_{3}\right.$ and $\left.Q_{4}\right)$ vs Ambient Temperature.

TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR


Fig.11(a) - Noise Figure vs Collector Current, $R_{S}=500 \Omega$.


Fig.11(c) - Noise Figure vs Collector Current, $R_{S}=10 \mathrm{~K} \Omega$.


COLLECTOR MILLIAMPERES (IC)
Fig.11(b) - Noise Figure vs Collector Current, $R_{S}=1 K \Omega$.


Fig. 12 - Forward Current-Transfer Ratio ( $h_{f e}$ ), ShortCircuit Input Impedance ( $h_{i e}$ ), Open-Circuir Output Impedance ( $h_{\mathrm{oe}}$ ), and Open-Circuit Reverse Voltage-Transfer Ratio ( $h_{r e}$ )
vs Collector Current

## TYPICAL DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR



Fig. 13 - Forward Transfer Admittance ( $\mathrm{Y}_{\mathrm{fe}}$ )


Fig.13. Output Admittance ( $\mathrm{Y}_{\text {oe }}$ )


Fig. 14 - Input Admittance ( $\mathrm{Y}_{\mathrm{ie}}$ )


Fig. 16 - Reverse Transfer Admittance ( $Y_{\text {re }}$ )


Fig. 17 - Typical Gain-Bandwidth Product ( $f_{T}$ ) vs Collector Current

## Linear integrated Circuits

## CA3036



## Dual Darlington Array

## Features

- Two independent low-noise wide-band amplifier channels
- Particularly useful for preamplifier and low-level amplifier applications in single-channel and stereo systems
- Wide application in low-noise industrial instrumentation amplifiers


## Applications

- Stero phonograph preamplifiers
- Low-level stereo and single-channel amplifier stages
- Low-noise, emitter-follower differential amplifiers
- Operational amplifier drivers


92C5-14624

Fig. 1 - Schematic diagram for CA3036.


Fig. 2 - Block diagram of stereo system using CA3036 as phono preamplifier.



Fig. 3 - Noise Voltage Test Circuit for CA3036.

Arrays

ELECTRICAL CHARACTERISTICS, of $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTICS |  | SYMBOLS | TEST CONDITIONS |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYPE CA3036 |  |  |
|  |  | Min. |  | Typ. | Max. |  |
| $\begin{gathered} \text { For Each } \\ \text { Transistor } \\ \left(\mathrm{Q}_{1}, \mathrm{Q}_{2}, \mathrm{Q}_{3}, \mathrm{Q}_{4}\right) \end{gathered}$ | Collector-Cutoff Current |  | ICB0 | $\mathrm{V}_{C B}=5 \mathrm{~V}, \mathrm{IE}=0$ | - | - | 0.5 | $\mu \mathrm{A}$ |
|  | Collector-Cutoff Current |  | ICEO | $V_{C E}=10 \mathrm{~V}, 1 \mathrm{~B}=0$ | -- | - | 5 | $\mu \mathrm{A}$ |
|  | Collector-to-Emitter Breakdown Voltage | $V$ (BR)CEO | $\mathrm{I}_{\mathrm{C}} \mathrm{C}=1 \mathrm{~mA}, \mathrm{lB}=0$ | 15 | 20 | - | V |
|  | Collector-to-Base Breakdown Voltage | V(BR)CBO | $\mathrm{IC}^{\text {C }}=10 \mu \mathrm{~A}, \mathrm{IE}=0$ | 30 | 44 | - | $V$ |
|  | Emitter-to-Base Breakdown Voltage | $\mathrm{V}_{(B R)}$ EB0 | $\mathrm{I}_{\mathrm{E}}=10 \mu \mathrm{~A}, \mathrm{IC}=0$ | 5 | 6 | -. | V |
| For Either Input Transistor ( $\mathrm{Q}_{1}$ or $\mathrm{Q}_{3}$ ) | Static Forward Current-Transfer Ratio | hFE | ICl or $\mathrm{IC3}=1 \mathrm{~mA}$ | 30 | 82 | -- | - |
| For Either Darlington Pair ( $\mathrm{Q}_{1}, \mathrm{Q}_{2}$ or $\mathrm{Q}_{3}, \mathrm{Q}_{4}$ ) | Emitter-to-Base Breadkown Voltage | V(BR)EBO(D) | IE2 or IE4 $=10 \mu \mathrm{~A}$ | 10 | 12.6 | -- | V |
|  | Static Forward Current-Transfer Ratio | hFE(D) | $\left.\begin{array}{c} \mathrm{IC1}+\mathrm{I} \mathrm{C} 2 \\ \text { or } \\ \mathrm{I} 3+\mathrm{IC} 4 \end{array}\right\}=1 \mathrm{~mA}$ | 1000 | 4540 | -- | - |
| $\begin{aligned} & \text { For Each } \\ & \text { Input Transistor } \\ & \text { (Q1 or } \mathrm{Q}_{3} \text { ) } \end{aligned}$ | Short-Circuit Forward Current-Transfer Ratio | hfe | $\begin{gathered} f=1 \mathrm{kHz} \\ \text { ICl or } \operatorname{lC3}=1 \mathrm{~mA} \end{gathered}$ | -- | 82 | -- | -- |
|  | Short-Circuit Input Impedance | hie |  | -- | 2.6 K | -- | $\Omega$ |
|  | Open-Circuit Output Admittance | $\mathrm{h}_{0 \mathrm{e}}$ |  | -- | 7 | -- | $\mu \mathrm{mho}$ |
|  | Open-Circuit Reverse Voltage-Transfer Ratio | $h_{\text {re }}$ |  | -- | $9.8 \times 10^{-5}$ | - | -- |
| For Either Darlington Pair ( $\mathrm{Q} 1, \mathrm{Q}_{2}$ or $\mathrm{Q}_{3}, \mathrm{Q}_{4}$ ) | Short-Circuit Forward Current-Transfer Ratio | $h_{\text {fe }}(\mathrm{D})$ | $\left.\begin{array}{c} f=1 \mathrm{kHz} \\ \mathrm{IC} 1^{+}+\mathrm{IC}_{\mathrm{C}} \\ \text { or } \\ \mathrm{C}_{\mathrm{C} 3}+\mathrm{IC}_{\mathrm{C}} \end{array}\right\}=1 \mathrm{~mA}$ | - | 1300 | -- | - |
|  | Short-Circuit Input Impedance | $h_{\text {iee }}(\mathrm{D})$ |  | -- | 82K | -- | $\Omega$ |
|  | Open-Circuit Output Admittance | $\left.\mathrm{h}_{\text {Oe( }} \mathrm{D}\right)$ |  | -- | 108 | -- | $\mu \mathrm{mho}$ |
|  | Open-Circuit Reverse Voltage-Transfer Ratio | $h_{r e}(\mathrm{D})$ |  | -- | $2.7 \times 10-3$ | - | - |
|  | Voltage Gain | A(D) |  | -- | 26 | $\cdots$ | dB |
|  | Power Gain | Gp(D) |  | -- | 47 | - | dB |
|  | Noise Voltage See Fig. 3 for Test Circuit | $\mathrm{E}_{\mathrm{N}}$ | $f=100 \mathrm{~Hz}$ | -- | 0.2 | 3 | $\frac{\mu V(\mathrm{rms})}{\sqrt{f(\mathrm{~Hz})}}$ |
|  |  |  | $f=1 \mathrm{kHz}$ | - | 0.05 | 0.3 |  |
|  |  |  | $\mathrm{f}=10 \mathrm{kHz}$ | -- | 0.012 | 0.1 |  |
| $\begin{aligned} & \text { For Either } \\ & \text { Input Transistor } \\ & \text { (Q1 or } \mathrm{Q}_{3} \text { ) } \end{aligned}$ | Forward Transfer Admittance | Yfe | $\begin{gathered} f=50 \mathrm{MHz} \\ \mathrm{I}_{\mathrm{Cl}} \text { or } \mathrm{I}_{\mathrm{C} 3}=2 \mathrm{~mA} \end{gathered}$ | -- | $0.68+\mathrm{j} 7.9$ | -- | mmho |
|  | Input Admittance (Output Short-Circuited) | yie |  | -- | $4.14+\mathrm{j} 5.95$ | - | mmho |
|  | Output Admittance (Input Short-Circuited) | Yoe |  | -- | $1.94+\mathrm{j} 2.64$ | -- | mmho |
|  | Reverse Transfer Admittance (Input Short-Circuited) | Yre |  | -- | Negligible | -- | mmho |
| $\begin{gathered} \text { For either } \\ \text { Darlington Pair } \\ \left(\mathrm{Q}_{1}, \mathrm{Q}_{2} \text { or } \mathrm{Q}_{3}, \mathrm{Q}_{4}\right) \end{gathered}$ | Input Admittance (Output Short-Circuited) | $\left.\mathrm{yie}_{\text {( }} \mathrm{D}\right)$ | $\begin{gathered} \mathrm{f}=50 \mathrm{MHz} \\ \mathrm{ICl}^{+}+\mathrm{IC2}(=2 \mathrm{~mA} \\ \text { or } \end{gathered}$ |  | $1.71+\mathrm{j} 2.8$ | -- | mmho |
|  | Output Admittance (Input Short-Circuited) | Yoe(D) |  | -- | $3.96+\mathrm{j} 2.6$ | $\cdots$ | mmho |
|  | Gain-Bandwidth Product | $\mathrm{f}_{\mathrm{T}}(\mathrm{D})$ |  | 150 | 200 | -- | MHz |

## CA3045, CA3046 Types



# General-Purpose Transistor Arrays THREE ISOLATED TRANSISTORS <br> AND ONE DIFFERENTIALLY.CONNECTED TRANSISTOR PAIR 

## For Low-Power Applications at Frequencies from DC through the VHF Range

## Features

- Two matched pairs of transistors
$V_{\text {BE }}$ matched $\pm 5 \mathrm{mV}$
Input offset current $2 \mu \mathrm{~A}$ max. at $\mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$
- 5 general purpose monolithic transistors

The CA3045 and CA3046 each consist of five general-purpose silicon n-p-n transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair.
The transistors of the CA3045 and CA3046 are well suited to a wide variety of applications in low power systems in the DC through VHF range. They may be used as discrete transistors in conventional circuits. However, in addition, they provide the very significant inherent integrated circuit advantages of close electrical and thermal matching.
The CA3045 is supplied in a 14 -lead dual-in-line hermetic (welded-seal) ceramic package and the CA3045F in a 14 -lead dual-in-line hermetic (frit-seal) ceramic package.
The CA3046 is electrically identical to the CA3045 but is supplied in a dual-in-line plastic package for applications requiring only a limited temperature range.

The CA3045 and CA3046 are available in the packages shown below

| Package | Suffix Letter | CA3045 | CA3046 |
| :--- | :---: | :---: | :---: |
| 14-Lead Dual-In- <br> Line Plastic | E |  | $\sqrt{ }$ |
| 14-Lead Dual-In- <br> Line Ceramic | D | V |  |
| 14-Line Dual-In- <br> Line Frit-Seal <br> Ceramic | F | $\sqrt{ }$ |  |
| Beam Lead | L | $\sqrt{ }$ |  |
| Chip | H | V |  |

- Operation fram DC to 120 MHz
- Wide operating current range
- Low noise figure - 3.2 dB typ. at 1 kHz
- Full military temperature range for CA3045

$$
-55 \text { to }+125^{\circ} \mathrm{C}
$$

## Applications

- General use in all types of signal pracessing systems operating anywhere in the frequency range fram DC ta VHF
- Custom designed differential amplifiers
- Temperature campensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array" for suggested applications.


Fig.1-Schematic diagram.

| ABSOLUTE MAXIMUM RATINGS AT $\mathrm{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ |  | CA3045 |  | CA3046, CA3045F |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Each Transistor | Total Package | Each Transistor |  | Total <br> Package |  |  |
| Power Dissipation: $T_{A}$ up to $55^{\circ} \mathrm{C}$ |  | - | - | 300 |  | 750 |  |  |
|  |  | - | - | Derate at 6.67 |  |  | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{A}>55^{\circ} \mathrm{C}$. |  | 300 | 750 | - |  | - | mW |  |
| $T_{A}$ up to $75^{\circ} \mathrm{C}$ |  | Derate at 8 |  | - |  | - | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{A}>75^{\circ} \mathrm{C}$ |  | Derate at 8 |  |  |  | - | $\checkmark$ |  |
| Collector-to-Emitter Voltage, $\mathrm{V}_{\text {CEO }}$ |  | 15 | - | 15 |  |  |  |  |
| Collector-to-Base Voltage, VCBO |  | 20 | - | 20 |  | - | $\checkmark$ |  |
| Collector-to-Substrate Voltage, $\mathrm{V}_{\mathrm{ClO}}{ }^{*}$ |  | 20 | - | 20 |  | - | V |  |
| Emitter-to-Base Voltage, VEBO |  | 5 | - | 5 |  |  | $\checkmark$ |  |
| Collector Current |  | 50 | - | 50 |  | - | mA |  |
| Temperature Range: Operating |  | $\begin{aligned} & -55 \text { to }+125 \\ & -65 \text { to }+150 \end{aligned}$ |  | -55 to +125 |  |  | ${ }^{\circ} \mathrm{C}$ |  |
| Operating <br> Storage |  |  |  |  |  |  |  |  |  |
| Lead Temperature (During Soldering): <br> At distance $1 / 16 \pm 1 / 32^{\prime \prime}(1,59 \pm 0.79 \mathrm{~mm})$ |  |  |  |  |  |  | ${ }^{\circ} \mathrm{C}$ |  |
| *The collector of each transistor or the by an integral maintain isolation between transistors and to provide diode. The substrate (terminal 13) must be connected for normal transistor action. |  |  |  |  |  |  |  |  |
| ELECTRICAL CHARACTERISTICS, at $T_{A}=25^{\circ} \mathrm{C}$ Characteristics apply for each transistor in the CA304 |  |  |  |  |  |  |  |  |
| CHARACTERISTICS | - SYMBOLS | SPECIAL TEST CONDITIONS |  | LIMITS |  |  | UNITS | CHARAC. TERISTIC CURVES |
|  |  |  |  | Type CA3045 Type CA3046 |  |  |  |  |
|  |  |  |  | MIN. | TYP. | MAX. |  | FIG. |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Collector-to-Base Breakdown Voltage | $V_{\text {(BRICBO }}$ | $\mathrm{I}_{\mathrm{C}}=10 \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ |  | 20 | 60 | $\cdot$ | V |  |
| Collector-to-Emitter Breakdown Voltage | $V_{\text {(BRICEO }}$ | $\mathrm{I}_{C}=1 \mathrm{~mA}, \mathrm{I}_{B}=0$ |  | 15 | 24 |  | V |  |
| Collector-to-Substrate Breakdown Voltage | $V_{\text {(BR) }}$ | ${ }^{\prime} C^{\prime}=10 \mu \mathrm{~A}, \mathrm{I}^{\text {Cl }}=0$ |  | 20 | 60 | - | V |  |
| Emitter-to-Base Breakdown Voltage | $\mathrm{V}_{(B R) E B O}$ | $\mathrm{I}_{E}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ |  | 5 | 7 |  | V |  |
| Collector-Cutoff Current | ${ }^{\text {CBO }}$ | $\mathrm{V}_{C B}=10 \mathrm{~V}, \mathrm{I}_{E}=0$ |  |  | 0.002 | 40 | nA | 2 |
| Collector-Cutoff Current | CEO | $\mathrm{V}_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ |  |  | See curve | 0.5 | $\mu \mathrm{A}$ | 3 |
| Static Forward Current-Transfer Ratio (Static Beta) | ${ }^{h_{F E}}$ | $V_{C E}=3 \mathrm{~V}\left\{\begin{array}{l} I \\ C=10 \mathrm{~mA} \\ C=1 \mathrm{~mA} \\ C=10 \mu \mathrm{~A} \end{array}\right.$ |  | 40 | $\begin{aligned} & 100 \\ & 100 \\ & 54 \end{aligned}$ | $\stackrel{-}{-}$ | - | 4 |
| Input Offset Current for Matched Pair $Q_{1} \text { and } O_{2} \cdot\left\|I_{1_{1}}-I_{1 O_{2}}\right\|$ |  | $\mathrm{V}_{\text {CE }}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ |  | $\cdot$ | 0.3 | 2 | $\mu \mathrm{A}$ | 5 |
| Base-to-Emitter Voltage | $V_{B E}$ | $V_{C E}=3 V\left\{\begin{array}{l} I_{E}=1 \mathrm{~mA} \\ I_{E}=10 \mathrm{~mA} \end{array}\right.$ |  |  | $\begin{aligned} & \hline 0.715 \\ & 0.800 \\ & \hline \end{aligned}$ | . | v | 6 |
| Magnitude of Input Offset Voltage for Differ- <br> ential Pair $\left\|V_{B E_{1}}-V_{B E_{2}}\right\|$ |  | $V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ |  | - | 0.45 | 5 | mV | 6,8 |
| Magnitude of Input Offșet Voltage for Iso lated Transistors $\left\|\mathrm{V}_{\mathrm{BE}_{3}}-\mathrm{V}_{\mathrm{BE}_{4}}\right\|$ $\left\|\mathrm{V}_{\mathrm{BE}_{4}}-\mathrm{V}_{\mathrm{BE}_{5}}\right\|,\left\|\mathrm{VBE}_{5}-\mathrm{VBE}_{3}\right\|$ |  | $V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ |  | - | 0.45 | 5 | mV | 6,8 |
| Temperature Coefficient of Base-to-Emitter Voltage | $\frac{\Delta V_{B E}}{\Delta T}$ | $\mathrm{V}_{C E}=3 \mathrm{~V}, \mathrm{I}^{\text {C }}=1 \mathrm{~mA}$ |  | - | -1.9 | - | $m V^{\circ} \mathrm{C}$ | 7 |
| Collector-to-Emitter Saturation Voltage | $V_{\text {CES }}$ | $\mathrm{I}_{B}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}$ | 0 mA | - | 0.23 | - | V | $\cdot$ |
| Temperature Coefficient: Magnitude of Input-Offset Voltage | $\frac{\left\|\triangle V_{10}\right\|}{\Delta T}$ | $\mathrm{V}_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}-1 \mathrm{~mA}$ |  |  | 1.1 |  | $\mu V^{\rho} \mathrm{C}$ | 8 |

## Linear Integrated Circuits

## CA3045, CA3046 Types

electrical characteristics (Cont'd.)

| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-Frequency Noise Figure | NF | $\begin{aligned} & \mathrm{f}=1 \mathrm{kHz}, \mathrm{~V}_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=100 \mathrm{~A} \\ & \text { Source Resistance }=1 \mathrm{k} \Omega \end{aligned}$ |  | 3.25 |  | dB | 9(b) |
| Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: |  |  |  |  |  |  |  |
| Forward Current-Transfer Ratio | $h_{\text {fe }}$ | $\mathrm{f}=1 \mathrm{kHz}, \mathrm{V}_{\text {CE }}=3 \mathrm{~V}, \mathrm{IC}=1 \mathrm{~mA}$ | - | 110 |  | - | 10 |
| Short-Circuit Input Impedance | $\mathrm{h}_{\text {le }}$ |  | . | 3.5 |  | k/2 |  |
| Open-Circuit Output Impedance | $\mathrm{h}_{0 \text { e }}$ |  | - | 15.6 |  | f.sho |  |
| Open-Circuit Reverse Voltage-Transfer Ratio | $\mathrm{h}_{\text {re }}$ |  | - | $1.8 \times 10^{-4}$ | - | . |  |
| Admittance Characteristics: |  |  |  |  |  |  |  |
| Forward Transfer Admittance | $\mathrm{Y}_{\mathrm{fe}}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ | . | $31 \cdot 11.5$ |  | . | 11 |
| Input Admittance | $Y_{\text {ie }}$ |  | . | $0.3+j 0.04$ |  | . | 12 |
| Output Admittance | $Y_{00}$ |  | - | $0.001+j 0.03$ | - | - | 13 |
| Reverse Transfer Admittance | $Y_{\text {re }}$ |  | $\cdot$ | See curve | . | - | 14 |
| Gain-Bandwidth Product | $\mathrm{f}_{\mathrm{T}}$ | $V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=3 \mathrm{~mA}$ | 300 | 550 | - | - | 15 |
| Emitter-to-Base Capacitance | ${ }^{\text {C }}$ EB | $V_{E B}=3 V_{, ~} I_{E}=0$ | - | 0.6 |  | pF | . |
| Collector-to-Base Capacitance | ${ }^{\text {C }}$ CB | $V_{C B}=3 \mathrm{~V}, \mathrm{I}_{C}=0$ | - | 0.58 |  | pF | - |
| Collector-to-Substrate Capacitance | ${ }^{\text {C }}$ Cl | $\mathrm{V}_{C S}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ | - | 2.8 | - | pF | - |

STATIC CHARACTERISTICS


Fig. 2 - Typical collector-to-base cutoff current vs ambient temperature for each transistor.


Fig. 3 - Typical collector-to-emitter cutoff current vs ambient temperature for each transistor.

STATIC CHARACTERISTICS


Fig. 4 - Typical static forward current-transfer ratio and beta ratio for transistors $Q_{1}$ and $Q_{2}$ vs emitter current.


Fig.6 - Typical static base-to-emitter voltage characteristic and input offset voltage for differential pair and paired isolated transistors vs emitter current.


Fig. 8 - Typical input offset voltage characteristics for differential pair and paired isolated transistors vs ambient temperature.


Fig.5-Typical input offset current for matched transistor pair $Q_{1} Q_{2}$ vs collector current.


Fig. 7 - Typical base-to-emitfer voltage characteristic vs ambient temperature for each transistor.


Fig.9(a) - Typical noise figure vs collector current.

## Linear Integrated Circuits

## CA3045, CA3046 Types

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR


Fig.9(b) - Typical noise figure vs collector current.


Fig.10- Typical normalized forward current-transfer ratio, short-circuit input impedance, open-circuit output impedance, and open-circuit reverse volt-
age-transfer ratio vs collector current.


Fig.12-Typical input admittance vs frequency.


Fig.9(c) - Typical noise figure vs collector current.


Fig. 11 - Typical forward transfer admittance vs frequency.


Fig. 13 - Typical output admittance vs frequency.

## CA3045, CA3046 Types

## DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR



Fig.14-Typical reverse transfer admittance vs frequency.


Fig.15-Typical gain-bandwidth product vs collector current.


# Dual Differential Amplifiers 

Two Darlington-Connected Differential
Amplifiers with Diode Bias String
For Low-Power Applications at Frequencies from DC to 20 MHz

## Features:

- Input offset current - 70 nA max.
- Input bias current - 500 nA max.
- Input offset voltage - 5 mV max.
- Input impedance - $460 \mathrm{k} \Omega$ typ.
- Independently accessible inputs and outputs


## Applications

- Matched dual amplifiers
- Dual sense amplifiers
- Dual Schmitt triggers
- Dual multivibrators
- Doubly balanced detectors and modulators
- Balanced quadrature detectors
- Synthesizer mixers
- Product detectors

The CA3050 and CA3051 each consists of two differential amplifiers with associated constant current transistors on a common substrate. Each amplifier is driven by Darlingtonconnected emitter follower inputs to provide high input impedance, low bias current, and low offset current. A string of diodes is included to provide temperaturecompensated bias to the constant current transistors and a low impedance bias point for the inputs to the differential amplifiers when a single power supply is used.
The CA3050 is supplied in an hermetic 14-lead Dual-In-Line ceramic package rated for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
The CA3051 is supplied in a Dual-In-Line plastic package for applications requiring only a limited temperature range


Fig. 1 - Schematic diagram.

MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES, AT TA $=25^{\circ} \mathrm{C}$

Power Dissipation, P:
CA3050 CA3051

| Power Dissipation, P. | 150 | 150 | mW |  |
| :--- | :---: | :---: | ---: | ---: |
| Any one transistor . . . . . | 150 | 750 | mW |  |
| Total package . . . . . . . | 900 | 8 | 6.67 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

Temperature Range:
Operating . . . . . . . . . . . - 55 to $+125-40$ to $+85 \quad{ }^{\circ} \mathrm{C}$
Storage . . . . . . . . . . . . . . 65 to $+150 \quad-65$ to $+150 \quad{ }^{\circ} \mathrm{C}$

LEAD TEMPERATURE (During Soldering)
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ )
fron case for 10 seconds max. . . . . . . . . . . . . . . . . . +265 $5^{\circ} \mathrm{C}$

* The collector of each transistor of the CA3050 and CA3051 is isolated from the substrate by an integral diode. The substrate (terminal 14) must be more negative than all col-

The following ratings apply for each transistor in the device:
Collector-to-Emitter Voltage, $\mathrm{V}_{\mathrm{CEO}}$. . . . . . . . . . 15 V
Collector-to-Base Voltage, $\mathrm{V}_{\mathrm{CBO}}$. ...... . . . . . . 20 V
Collector-to-Substrate Voltage, $\mathrm{V}_{\mathrm{CIO}}$. . . . . . . . . 20 V
Emitter-to-Base Voltage, $\mathrm{V}_{\mathrm{EBO}}$. . . . . . . . . . . . . 5 V
Collector Current, IC. . . . . . . . . . . . . . . . . . . . 50 mA

## MAXIMUM VOLTAGE RATINGS

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 2 and horizontal terminal 3 is +5 to -2 volts.

| TERMINAL No. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | - | * | * | * | - | * | - | , | . | * | . | * |  | $\stackrel{+1}{+5}$ |
| 2 |  |  | +5 +2 | * | * | * | . | . | - | * | - | . | . | $+1$ |
| 3 |  |  |  | $\checkmark$ | * | - | - | . | * | * | . | . | . | +3 -1 |
| 4 |  |  |  |  | , | - | - | , | . | $\begin{gathered} +14 \\ -25 \\ \text { Note } 3 \end{gathered}$ | $\begin{aligned} & 14 \\ & -25 \\ & \text { Note } 4 \end{aligned}$ | - | , | +20 +1 |
| 5 |  |  |  |  |  | $\begin{array}{r} +2.5 \\ -14 \\ \text { Note } 1 \end{array}$ | $\begin{array}{r} +25 \\ 14 \\ \text { Note } 1 \\ \hline \end{array}$ | $\begin{array}{r} +10 \\ -10 \end{array}$ | +1 -20 | , | . | - | * | +16 |
| 6 |  |  |  |  |  |  | * | $\begin{gathered} 144 \\ -25 \\ \text { Note } 2 \end{gathered}$ | - | . | . | * | * | +20 +1 |
| 7 |  |  |  |  |  |  |  | $\begin{gathered} +14 \\ -2.5 \\ \text { Note } 2 \end{gathered}$ | * | * | - | * | * | +2C |
| 8 |  |  |  |  |  |  |  |  | +1 +20 | . | * | * | * | +16 |
| 9 |  |  |  |  |  |  |  |  |  | +20 1 | +20 +1 | * | , | +20 -1 |
| 10 |  |  |  |  |  |  |  |  |  |  | +10 10 | +25 -14 Note 3 | . | + 16 |
| 11 |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{r} +2.5 \\ -14 \\ \text { Note } 4 \end{array}$ | , | + 16 |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  |  | +20 -1 |
| 13 |  |  |  |  |  |  |  |  |  |  |  |  |  | $+1$ |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Ref. } \\ & \text { Sub- } \\ & \text { st } \end{aligned}$ |

## MAXIMUM CURRENT RATINGS

| $\begin{aligned} & \text { TERM- } \\ & \text { INAL } \\ & \text { No. } \end{aligned}$ | $\begin{aligned} & l_{\text {IN }} \\ & \mathrm{mA} \end{aligned}$ | $\begin{aligned} & \text { lout } \\ & \mathrm{mA} \end{aligned}$ |
| :---: | :---: | :---: |
| 1 | 5 | 01 |
| 2 | 50 | 50 |
| 3 | 50 | 1 |
| 4 | 50 | 1 |
| 5 | 5 | 01 |
| 6 | 50 | 1 |
| 7 | 50 | 1 |
| 8 | 5 | 01 |
| 9 | 50 | 1 |
| 10 | 5 | 01 |
| 11 | 5 | 0.1 |
| 12 | 50 | 1 |
| 13 | 5 | 01 |
| 14 | 100 | 5 |

Note 1: This rating is important only when terminal 5 is more positive than terminal 8.
Note 2: This rating is important only when terminal 8 is more positive than terminal 5 .
Note 3: This rating is important only when terminal 10 is more positive than terminal 11.

Note 4: This rating is important only when terminal 11 is more positive than terminal 10.

* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.


## Linear Integrated Circuits

## CA3050, CA3051

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$

| CHARACTERISTICS | SYMBOLS | TEST CONDITIONS | TEST CIR- CUIT | LIMITS CA3050/CA3051 |  |  | UNITS | $\begin{gathered} \hline \text { TYPICAL } \\ \text { CHARAC- } \\ \text { TERISTICS } \\ \text { CURVES } \\ \hline \text { FIG. } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | FIG. | MIN. | TYP. | MAX. |  |  |
| STATIC |  |  |  |  |  |  |  |  |
| Amplifier Characteristics |  |  |  |  |  |  |  |  |
| Input Offset Voltage | V10 |  | - | - | 1.5 | 5 | mV | 2a,b |
| Input Offset Current | 10 |  | - | - | 7 | 70 | nA | 3a,b |
| Input Bias Current | 1 |  | - | - | 200 | 500 | nA | 4a, b |
| Quiescent Operating Current Ratio | $\begin{gathered} \left(I_{4}+I_{12}\right) \\ \text { or } \\ \left(I_{6}+I_{7}\right) \\ I_{3} \end{gathered}$ | $V_{C C}=+6 \mathrm{~V}, \mathrm{I}_{3}=2 \mathrm{~mA}$ | - | 0.9 | 1.00 | 1.13 | - | 5a,b |
| DC Forward Base-to-Emitter Voltage | $V_{B E}$ | $V_{C E}=3 \mathrm{~V}\left\{\begin{array}{r}\text { IC }=50 \mu \mathrm{~A} \\ 1 \mathrm{~mA} \\ 3 \mathrm{~mA} \\ 10 \mathrm{~mA}\end{array}\right.$ | - | - | $\begin{aligned} & 0.645 \\ & 0.725 \\ & 0.760 \\ & 0.805 \end{aligned}$ | $\begin{aligned} & \hline 0.700 \\ & 0.800 \\ & 0.850 \\ & 0.900 \end{aligned}$ | V | 6 |
| Temperature Coefficient of Base-toEmitter Voltage | $\frac{\Delta V_{B E}}{\Delta T}$ | $V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ | - | - | -1.9 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 7 |
| Transistor Characteristics |  |  |  |  |  |  |  |  |
| Collector-Cutoff Current | ${ }^{\text {CBBO }}$ | $\mathrm{V}_{C B}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | - | - | 0.002 | 100 | nA | 8 |
| Collector-to-Emitter Breakdown Voltage | $V_{\text {(BR)CEO }}$ | $\mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=0$ | - | 15 | 24 | - | V | - |
| Collector-to-Base Breakdown Voltage | $V_{\text {(BR)CBO }}$ | $\mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ | - | $20^{\circ}$ | 60 | - | V | - |
| Collector-to-Substrate Breakdown Voltage | $V_{\text {(BR)CIO }}$ | $\mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{Cl}}=0$ | - | 20 | 60 | - | V | - |
| Emitter-to-Base Breakdown Voltage | $\mathrm{V}_{\text {(BR)EBO }}$ | $\mathrm{I}_{\mathrm{E}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ | - | 5 | 7 | - | V | - |
| DYNAMIC |  |  |  |  |  |  |  |  |
| Transistor Characteristics |  |  |  |  |  |  |  |  |
| Emitter-to-Base Capacitance | $\mathrm{C}_{\text {EB }}$ | $\mathrm{V}_{E B}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | - | - | 0.78 | - | pF | 9 |
| Collector-to-Base Capacitance | $\mathrm{C}_{C B}$ | $\mathrm{V}_{\mathrm{CB}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ | - | - | 0.47 | - | pF | 9 |
| Collector-to-Substrate Capacitance | $\mathrm{C}_{\mathrm{Cl}}$ | $\mathrm{V}_{C S}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ | - | - | 1.92 | - | pF | 9 |
| Amplifier Characteristics |  |  |  |  |  |  |  |  |
| Gain-Bandwidth Product (For Single Transistor) | $\mathrm{f}_{\mathrm{T}}$ | $V_{C E}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=3 \mathrm{~mA}$ | - | - | 600 | - | MHz | 10 |
| Forward Transadmittance <br> (With single-ended input and output) | $\left\|y_{21}\right\|$ | $\begin{aligned} & V_{C C}=10 \mathrm{~V}, \mathrm{I}_{3}=2 \mathrm{~mA} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | 11 | 7 | 9 | 11 | mmho | 11 |
| Bandwidth at -3dB Point | BW | $\mathrm{V}_{C C}=10 \mathrm{~V}, \mathrm{I}_{3}=2 \mathrm{~mA}$ | 11 | - | 4.3 | - | MHz | 11 |
| Input Impedance | $Z_{\text {IN }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V}, \mathrm{I}_{3}=2 \mathrm{~mA} \\ & \mathrm{f}=1 \mathrm{KHz} \end{aligned}$ | 12 | - | 460 | - | $\mathrm{k} \Omega$ | 12 |
| Output Impedance | $\mathrm{Z}_{\text {OUT }}$ | $\mathrm{l}_{3}=2 \mathrm{~mA}, \mathrm{f}=1 \mathrm{KHz}$ | 13 | - | 170 | - | $\mathrm{k} \Omega$ | 13 |
| Common-Mode Rejection Ratio | CMR | $\mathrm{I}_{3}=2 \mathrm{~mA}, \mathrm{f}=1 \mathrm{KHz}$ | - | - | 65 | - | dB | - |
| AGC Range | AGC | $\begin{aligned} & \mathrm{I}_{3}=2 \mathrm{~mA}, \mathrm{f}=1 \mathrm{KHz} \\ & \text { Terminal No. } 3 \text { Grounded } \end{aligned}$ | 11 | - | 60 | - | dB | - |

## TYPICAL STATIC CHARACTERISTICS



Fig.2(a) - Typical input offset voltage vs quiescent bias current.


Fig.3(a) - Typical input offset current vs quiescent bias current.


Fig.2(b) - Typical input offset voltage vs ambient temperature.


Fig.3(b) - Typical input offset current vs ambient femperature.

## STATIC CHARACTERISTICS



Fig.4(a) - Typical quiescent bias current vs input bias current.


Fig.5(a) - Typical quiescent operating current ratio vs quiescent bias current.


Fig.4(b) - Typical normalized input bias current vs ambient temperature.


Fig.5(b)-Typical quiescent operating current ratio vs ambient temperature.

## STATIC CHARACTERISTICS



Fig.6-Typical static base-to-emitter voltage characteristic vs emitter current for all transistors and forward diode voltage drops.


Fig.7.Typical base-to-emitter voltage characteristic vs ambient temperature for each transistor.


Fig. 8 - Typical collector-fo-base cutoff current vs ambient temperature for each transistor.

## CA3050, CA3051

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR


Fig. 9 - Typical capacitance for each transistor.


Fig.11(a) - Test circuit for forward transadmittance, -3 dB bandwidth, and AGC range.


Fig.12(a) - Test circuit for input impedance.


Fig.10-Typical gain-bandwidth product ( $f$ T) for each transistor vs emitter current.


Fig.11(b) - Typical differential amplifier forward transadmittance with single-ended output vs frequency.


Fig.12(b) - Typical input impedance vs frequency with output short-circuited.

## DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR


$z_{\text {OUT }}=\frac{(30 K \times 10 k) \frac{v_{2}}{v_{1}}}{\frac{v_{2}}{v_{1}}(30 K+10 k)-10 K}$
$92 c s-15426$


Fig.13(b) - Typical output impedance vs frequency with input short-circuited.

Fig.13(a) - Test circuit for output impedance.

Linear Integrated Circuits
CA3083


## General-Purpose High-Current N-P-N Transistor Array

## Features:

- High Ic: 100 mA max.
- Low $V_{\text {CEsat }}$ (at 50 mA ): 0.7 V max.
- Matched pair (Q1 and Q2) $V_{10}$ ( $V_{b e}$ matched): $\pm 5 \mathrm{mV}$ max. $I_{10}$ (at 1 mA ): $2.5 \mu A$ max.
- 5 independent transistors plus separate substrate connection


## Applications:

- Signal processing and switching systems operating from DC to VHF
- Lamp and relay driver
- Differential amplifier
- Temperature-compensated amplifier
- Thyristor firing
- See RCA Application Note, ICAN5296 "Application of the RCACA3018 Circuit Transistor Array" for suggested applications

RCA-CA3083 is a versatile array of five high-current (to 100mA) n-p-n transistors on a common monolithic substrate. In addition, two of these transistors (Q1 and Q2) are matched at low currents (i.e. 1 mA ) for applications in which offset parameters are of special importance.

Independent connections for each transistor plus a separate terminal for the substrate permit maximum flexibility in circuit design. The CA3083 is supplied in a 16-lead dual-inline frit-seal ceramic package. The CA3083 is also available in chip form.


Fig. 1 - Functional diagram of the CA3083.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$
Power Dissipation:

| Any one transistor | 500 | mW |
| :---: | :---: | :---: |
| Total package | 750 | mW |
| Above $55^{\circ} \mathrm{C}$ | Derate linearly 6.67 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |

Ambient Temperature Range:

| Operating | -55 to +125 |
| :---: | :---: |
| Storage | -65 to +150 |

Lead Temperature (During Soldering):
At distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}(1.59 \mathrm{~mm} \pm 0.79 \mathrm{~mm})$
frorn case for 10 seconds max. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $265{ }^{\circ} \mathrm{C}$
The following ratings apply for each transistor in the device:
Collector-to-Emitter Voltage ( $V_{\text {CEO }}$ )
Collector-to Base Voltage ( $\mathrm{V}_{\mathrm{CBO}}$ )
Collector-to-Substrate Voltage ( $\left.\mathrm{V}_{\mathrm{CIO}}\right)^{\bullet}$. V

Emitter-to-Base Voltage ( $\mathrm{V}_{\mathrm{EBO}}$ )
Collector Current ( ${ }^{C}$ )

- Base Current ( $I_{B}$ )

The collector of each transistor of the CA3083 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

## ELECTRICAL CHARACTERISTICS at TA $_{\text {A }}=25^{\circ} \mathrm{C}$

For Equipment Design


## Linear Integrated Circuits

## CA3083

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR


Fig. $2-h_{F E}{ }^{\text {vs }}{ }^{\prime} C$


Fig. $4-V_{\text {CEsat }}{ }^{\text {vs } / C}{ }^{\text {at }} 25^{\circ} C$


Fig.3- $V_{B E}{ }^{\text {vs }}{ }^{\prime} C$


Fig.5- $V_{C E s a t}{ }^{\text {vs }} I_{C}$ at $70^{\circ} C$


Fig.6- $V_{\text {BEsat }}{ }^{\text {vs }}{ }^{\prime} C$

TYPICAL STATIC CHARACTERISTICS FOR DIFFERENTIAL AMPLIFIER


Fig. $7-V_{10^{\text {vs }}}$ IC $C$ (transistors Q1 and Q2 as a differential amplifier).


Fig.8- ${ }_{10} 0^{\text {vs }{ }^{1} C^{\text {(transistors }} \text { Q1 and } Q 2 \text { as a differential }}$ amplifier).

## Linear Integrated Circuits

## CA3084



## General-Purpose P-N-P Transistor Array

FEATURES

- Matched transistor pair (Q1 and Q2)
$V_{\text {IO }}\left(V_{B E}\right.$ matched $): \pm 6 \mathrm{mV}$ max.
$I_{10}$ (at $\left.100 \mu \mathrm{~A}\right): \pm 0.6 \mu \mathrm{~A}$
- Wide operating current range
- Low noise figure • 3.2 dB typ. at 1 kHz

RCA-CA3084* is a general-purpose silicon p-n-p transistor array incorporating two independent transistors, a Darlington circuit, and a current-mirror pair with a shared diode.

The two independent transistors in the array may be used in a variety of circuit applications. The Darlington pair may be employed as the equivalent of a single high-beta transistor. The current-mirror pair is well suited for constant-current applications and can also be used as the active loads in a differential amplifier which uses n-p-n transistors.

The total array is especially useful for a wide range of applications in systems having low-power and low-frequency requirements. Although the transistors may be used as discrete units in conventional circuits, they offer the advantages inherent in integrated-circuit construction, that is, to provide close electrical and thermal matching.

The CA3084 utilizes the 14 -lead dual-in-line plastic package.

[^28]
## APPLICATIONS

- General use in signal processing systems having low-power and low-frequency requirements
- Differential amplifiers
- Temperature compensated amplifiers
- Active loads for differential amplifiers using n-p-n transistors
- Complementary uses with RCA n-p-n transistor arrays


Fig. 1 - Functional diagram of the CA3084.

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$
For Equipment Design

| CHARACTERISTICS SYMBOL | TEST CONDITIONS | Typ. Characteristics Curve Fig. No. | Min. | LIMITS Typ. | Max. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| For Each Transistor: |  |  |  |  |  |  |
| Collector-Cutoff Current I ${ }^{\text {I }}$ (BO | $V_{C B}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | 2 | - | -0.055 | -100 | nA |
| Collector-Cutoff Current ICEO | $\mathrm{V}_{\mathrm{CE}}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ | 3 | - | -0.12 | -100 | nA |
| Collector-to-Emitter Breakdown Voltage $\mathrm{V}_{\text {(BR)CEO }}$ | ${ }^{\prime} C E=-{ }^{1} 00 \mu A, I_{B}=0$ | - | -40 | $-70$ | - | V |
| Collector-to-Base Breakdown Voltage $\quad V_{\text {(BR) }}$ CBO | ${ }^{\prime} C B=-100 \mu A, I_{E}=0$ | - | -40 | $-80$ | - | $\checkmark$ |
| Emitter-to-Base Breakdown Voltage $\quad V_{\text {(BR)EBO }}$ | ${ }^{\text {EB }}$ = $-100 \mu \mathrm{~A}, \mathrm{I}_{C}=0$ | - | -40 | -100 | - | V |
| Emitter-to-Substrate Breakdown Voltage $V_{(B R) E I O}$ | ${ }^{\text {EI }}$ = $=100 \mu \mathrm{~A}$ | - | -40 | -100 | - | V |
| Collector-to-Emitter Saturation Voltage $\mathrm{V}_{\text {CEsat }}$ | $\mathrm{I}_{E}=1 \mathrm{~mA}, \mathrm{I}_{B}=100 \mu \mathrm{~A}$ | 4 | - | -0.125 | -0.25 | V |
| Base-to-Emitter Voltage $\quad V_{B E}$ |  | 5 | -0.50 | -0.59 | -0.68 | V |
| DC Forward-Current Transfer Ratio $\quad h_{\text {FE }}$ | $\mathrm{I}_{\mathrm{E}}=100 \mu \mathrm{~A}, \mathrm{~V}_{C E}=-10 \mathrm{~V}$ | 7 | 15 | 40 | - |  |
| For Transistors Q1 and Q2 (As a Differential Amplifier) : |  |  |  |  |  |  |
| Magnitude of Input Offset Voltage $\quad\left\|V_{10}\right\|$ | $\mathrm{I}_{\mathrm{E}}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {CE }}=-10 \mathrm{~V}$ | 8 | - | 0.422 | 6 | mV |
| Input Offset Current ${ }^{10}$ |  | - | -0.6 | 0 | 0.6 | $\mu \mathrm{A}$ |
| For Transistors Q3 and Q4 (Current-Mirror Configuration): |  |  |  |  |  |  |
| Collector Current ${ }^{\text {I }} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CE}}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{ClO}}=-10 \mathrm{~V}$, | 10 | 0.85 | 1.00 | 1.15 | $\mu \mathrm{A}$ |
| Magnitude of Collector Current Ratio $\quad\left\|{ }^{1} \mathrm{c}^{(\mathrm{O} 3) / \mathrm{l}} \mathrm{c}^{(\mathrm{O} 4)}\right\|$ | Term. $13=$ Gnd. $I_{5}=-100 \mu \mathrm{~A}$, | 11 | 0.90 | 1.00 | 1.10 |  |
| For Transistors $\mathrm{Q5}$ and Q6 (Darlington Configuration) : |  |  |  |  |  |  |
| Collector-Cutoff Current ICEO | $V_{C E}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ | . - | - | - | -1.0 | $\mu \mathrm{A}$ |
| Base-to-Emitter Voltage $\quad \mathrm{V}_{\mathrm{BE}}$ |  | - 13 | 0.92 | 1.07 | 1.20 | V |
| DC Forward-Current Transfer Ratio $h_{\text {FE }}$ | $\mathrm{I}_{E}=100 \mu \mathrm{~A}, \mathrm{~V}_{C E}=-10 \mathrm{~V}$ | 15 | 100 | 1230 | - |  |

ELECTRICAL CHARACTERISTICS at TA $_{A}=25^{\circ} \mathrm{C}$
Typical Values Intended Only For Design Guidance

| Magnitude of Temperature Coefficient: |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{B E}$ (for each transistor) | $\left\|\Delta V_{B E} / \Delta T\right\|$ | $I_{E}=100 \mu \mathrm{~A}$, | 6 |  | -1.78 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{1 \mathrm{O}}$ (as a differential amplifier) | $\left\|\Delta V_{10} / \Delta T\right\|$ | $\mathrm{V}_{C E}=-10 \mathrm{~V}$ | 9 |  | 0.54 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{BE}}$ (Darlington configuration) | $\left\|\Delta V_{B E} / \Delta T\right\|$ |  | 14 |  | -3.7 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| For Each Transistor: |  |  |  |  |  |  |  |
| Input Resistan e | $\mathrm{R}_{1}$ | $f=.1 \mathrm{kHz}, \mathrm{V}_{\text {CE }}=-10 \mathrm{~V}$, | 19 |  | 9 |  | $k \Omega$ |
| Output Resistance | $\mathrm{R}_{0}$ | ${ }^{\prime} \mathrm{C}=-100 \mu \mathrm{~A}$ | 20 | - | 600 | - | k $\Omega$ |
| Forward Transconductance | $\mathrm{g}_{\mathrm{m}}$ |  | 22 | - | 3 | - | mmho |
| Collector-to-Base Capacitance | $\mathrm{c}_{\mathrm{CBO}}$ | ${ }^{\prime} \mathrm{CB}=0$ | 23 | - | 3.3 | - | pF |
| Collector-to-Emitter Capacitance | $\mathrm{C}_{\text {CEO }}$ | ${ }^{\prime} \mathrm{CE}=0$ | 23 | - | 2.5 | - | pF |
| Base-to-Substrate Capacitance | $\mathrm{C}_{\mathrm{BIO}}$ | ${ }^{\prime} \mathrm{CIO}=0$ | 23 | - | 4.5 | - | pF |

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$
Dissipation:
Any one transistor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . mW 200 nW

Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$
derate linearly6.67
$\mathrm{mW} /{ }^{\circ} \mathrm{C}$
Ambient Temperature Range:

| Operating | -40 to +85 |
| :---: | :---: |
| Storage | -55 to +150 |

The following ratings apply for each transistor in the device:
Collector-to-Emitter Voltage ( $\mathrm{VCO}_{\text {}}$ ) .................................................. V
Collector-to-Base Voltage ( $\mathrm{V}_{\mathrm{CBO}}$ ) .................................................. V
Base-to-Substrate Voltage ( $\left.\mathrm{V}_{\mathrm{BIO}}\right)^{*}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Emitter-to-Base Voltage ( $\mathrm{V}_{\mathrm{EBO}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
V
Collector Current ( ${ }_{\mathrm{C}}^{\mathrm{C}}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
mA
*The base of each transistor of the CA3084 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any base voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (4) should be maintained at etther DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

## STATIC CHARACTERISTICS FOR EACH TRANSISTOR



Fig. $2-{ }^{\prime} \mathrm{CBO}$ vs $\mathrm{T}_{A}$.


Fig.3- ${ }^{\prime}$ CEO vs $T_{A}$.


Fig.6- $V_{B E}$ vs $T_{A}$.


Fig.4- $V_{\text {CEsat }}{ }^{\text {vs }}{ }^{\prime}{ }_{E}$.


Fig. $7-h_{F E}$ vs $I_{E}{ }^{-}$

STATIC CHARACTERISTICS FOR DIFFERENTIAL AMPLIFIER


Fig.8-V1O vs IC, (transistors Q1 and Q2 as a differential amplifier).


Fig.9- $\mathrm{V}_{10}$ vs $\mathrm{T}_{\mathrm{A}}$ (transistors $\mathrm{Q1}_{1}$ and Q 2 as a differential amplifier).

STATIC CHARACTERISTICS FOR CURRENT-MIRROR CONFIGURATION


Fig. 10 - Normalized $I_{C}$ vs $T_{A}$ (transistors O3 and 04 in a currentmirror configuration.


Fig. 11 - C ratio vs $\mathrm{I}_{5}$ (transistors 03 and 04 in a current-mirror configuration.


Fig. ${ }^{12-I}{ }^{\mathrm{C}}$ vs $\mathrm{I}_{5}$ (transistors Q 3 and Q 4 in a current-mirror configuration).

STATIC CHARACTERISTICS FOR DARLINGTON CONFIGURATION


Fig. 13- $\mathrm{V}_{\mathrm{BE}}$ vs IE (transistors 05 and Q6 in a darlington configuration).


Fig. 14- $V_{B E}$ vs $T_{A}$ (transistors 05 and 06 in a darlington configuration).


Fig. 15-hFE vs IE (transistors 05 and Q6 in a darlington configuration).

## Linear integrated Circuits <br> CA3084

DYNAMIC CHARACTERISTICS FOR EACH TRANSISTOR


Fig. $16-N F v s{ }^{\prime} C^{\text {at }} R_{S}=500 \Omega$


Fig.17-NFvs $C_{C}$ at $R_{S}=1 \mathrm{k} \Omega$


Fig.20-Rovs $f$


Fig. 18-NF vs $I_{C}$ at $R_{S}=10 k \Omega$


Fig. 21 - Normalized $R_{I}$ and $R_{O}{ }^{v s}{ }^{\prime} C$


Fig.22- $g_{m}$ vs $f$


Fig.23-Transistor capacitances vs collector voltages $V_{C E O}, V_{C B O}, V_{C I O}$


## General-Purpose N-P-N Transistor Array

Three Isolated Transistors and One DifferentiallyConnected Transistor Pair<br>For Low-Power Applications from DC to 120 MHz<br>Applications

- General-purpose use in signal processing systems operating in the DC to $120-\mathrm{MHz}$ range
- Temperature compensated amplifiers
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Integrated-Circuit Transistor Array" for suggested applications.

RCA-CA3086 consists of five general-purpose silicon n-p-n transistors on a common monolithic substrate. Two of the transistors are internally connected to form a differentially-connected pair.
The transistors of the CA3086 are well suited to a wide variety of applications in low-power systems at frequencies from DC to 120 MHz . They may be used as discrete transistors in conventional circuits. However, they also provide the very significant inherent adyantages unique to integrated circuits, such as compactness, ease of physical handling and thermal matching.
The CA3086 is supplied in a 14 -lead dual-in line plastic package. The CA3086F is supplied in a 14 -lead dual-in-line hermetic (frit-seal) ceramic package.


Fig. 1 - Functiona! diagram of the CA3086.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

| Dissipation: |  |  |
| :---: | :---: | :---: |
| Any one transistor | 300 | mW |
| Total package up to $\mathrm{T}_{A}=55^{\circ} \mathrm{C}$ | 750 | mW |
| Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | derate linearly 6.67 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Ambient Temperature Range: |  |  |
| Operating | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage . | -65 to + 150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (During Soldering) : |  |  |
| At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) From case for 10 seconds max.. | + 265 | ${ }^{\circ} \mathrm{C}$ |
| The following ratings apply for each transistor in the device: |  |  |
| Collector-to-Emitter Voltage, $\mathrm{V}_{\text {CEO }}$. . . . . . . . . . . . . | 15 | V |
| Collector-to-Base Voltage, $\mathrm{V}_{\text {CBO }}$. . . . . . . . . . . . . . | 20 | $\checkmark$ |
|  | 20 | V |
|  | 5 | $\checkmark$ |
| Collector Current, ' C . . . . . . . . . . . . . . . . . . . . . . . . | 50 | mA |
| The collector of each transistor in the CA3086 is isolated from the substrate by an integral diode The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action. To avoid undesirable coupling between transistors, the substrate (terminal 13) should be maintained at either DC or signal (AC) ground A suitable bypass capacitor can be used to establish a signal ground |  |  |

Linear Integrated Circuits
CA3086
ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$
For Equipment Design

| CHARACTERISTICS | SYMBOLS | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ. <br> Characteristic Curves Fig. No. |  |  |  |  |
|  |  |  |  | Min. | Typ. | Max. |  |
| Collector-to-Base Breakdown Voltage | $V_{\text {(BR)CBO }}$ | ${ }^{\prime} C=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ | - | 20 | 60 | - | V |
| Collector-to-Emitter Breakdown Voltage | $V_{\text {(BR)CEO }}$ | $l_{C}=1 \mathrm{niA}, \mathrm{I}_{\mathrm{B}}=0$ | - | 15 | 24 | - | V |
| Collector-to-Substrate Breakdown Voltage | $V_{\text {(BR)CIO }}$ | ${ }^{\prime}{ }_{C}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{Cl}}=0$ | - | 20 | 60 | - | V |
| Emitter-to-Base Breakdown Voltage | $V_{\text {(BR)EBO }}$ | $\mathrm{I}_{\mathrm{E}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ | - | 5 | 7 | - | V |
| Collector-Cutoff Current | 'CBO | $\mathrm{V}_{C B}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | 2 | - | 0.002 | 100 | nA |
| Collector-Cutoff Current | 'CEO | $V_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ | 3 | - | $\begin{array}{\|l\|} \hline \text { See } \\ \text { Curve } \end{array}$ | 5 | $\mu \mathrm{A}$ |
| DC Forward-Current Transfer Ratio | $h_{\text {FE }}$ | $V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ | 4 | 40 | 100 | - |  |

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR


Fig. $2-{ }^{\prime} \mathrm{CBO}$ vs $\mathrm{T}_{\mathrm{A}}$.


Fig.3- ${ }^{\text {CEO }}$ vs $T_{A}$.

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$
Typical Values Intended Only for Design Guidance

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS |  |  | TYPICAL VALUES | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. <br> Chara- <br> teristics <br> Curves <br> Fig. No. |  |  |
| DC Forward-Current Transfer Ratio | $h_{\text {FE }}$ | $\mathrm{V}_{\mathrm{CE}}=3 \mathrm{~V}$ | ${ }^{1} \mathrm{C}=10 \mathrm{~mA}$ | 4 | 100 |  |
|  |  |  | ${ }^{1} \mathrm{C}=10 \mu \mathrm{~A}$ | 4 | 54 |  |
| Base-to-Emitter Voltage | $V_{B E}$ | $V_{C E}=3 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}$ | 5 | 0.715 | V |
|  |  |  | ${ }^{1} \mathrm{E}=10 \mathrm{~mA}$ | 5 | 0.800 | V |
| $\mathrm{V}_{\mathrm{BE}}$ Temperature Coefficient | $\Delta V_{B E} / \Delta T$ | $\mathrm{V}_{\text {CE }}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ |  | 6 | -1.9 | $m V /{ }^{\circ} \mathrm{C}$ |
| Collector-to-Emitter Saturation Voltage | $V_{\text {CEsat }}$ | $\mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA}, \mathrm{I}^{\prime}=10 \mathrm{~mA}$ |  | - | 0.23 | V |
| Noise Figure (low frequency) | NF | $\begin{aligned} & f=1 \mathrm{kHz}, V_{C E}=3 \mathrm{~V} \\ & I_{C}=100 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \end{aligned}$ |  | - | 3.25 | dB |
| Low-Frequency, Small-Signal Equivalent-Circuit Characteristics: <br> Forward Current-Transfer Ratio | $\mathrm{h}_{\mathrm{fe}}$ | $f=1 \mathrm{kHz}, \mathrm{V}_{\text {CE }}=3 \mathrm{~V}, \mathrm{I} \mathrm{C}=1 \mathrm{~mA}$ |  | 7 | 100 | - |
| Short-Circuit Input Impedance | $h_{\text {ie }}$ |  |  | 7 | 3.5 | k $\Omega$ |
| Open-Circuit Output Impedance | $\mathrm{h}_{\text {oe }}$ |  |  | 7 | 15.6 | $\mu \mathrm{mho}$ |
| Open-Circuit Reverse-Voltage <br> Transfer Ratio | $\mathrm{h}_{\text {re }}$ |  |  | 7 | $1.8 \times 10^{-4}$ | - |
| Admittance Characteristics: <br> Forward Transfer Admittance | $y_{\text {fe }}$ | $f=1 \mathrm{MHz}, V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ |  | 8 | 31-j1.5 | mmho |
| Input Admittance | $y_{\text {ie }}$ |  |  | 9 | $0.3+j 0.04$ | mmho |
| Output Admittance | $y_{\text {oe }}$ |  |  | 10 | $0.001+\mathrm{j} 0.03$ | mmho |
| Reverse Transfer Admittance | $y_{\text {re }}$ |  |  | 11 | See Curve | - |
| Gain-Bandwidth Product | ${ }^{\text {f }}$ | $\mathrm{V}_{\text {CE }}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=3 \mathrm{~mA}$ |  | 12 | 550 | MHz |
| Emitter-to-Base Capacitance | $\mathrm{C}_{\text {EBO }}$ | $V_{E B}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ |  | - | 0.6 | pF |
| Collector-to-Base Capacitance | $\mathrm{C}_{\mathrm{CBO}}$ | $\mathrm{V}_{C B}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ |  | - | 0.58 | pF |
| Collector-to-Substrate Capacitance | $\mathrm{C}_{\mathrm{ClO}}$ | $\mathrm{V}_{\mathrm{Cl}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ |  | - | 2.8 | pF |

## Linear Integrated Circuits

## CA3086

TYPICAL STATIC CHARACTERISTICS FOR EACH TRANSISTOR


Fig. $4-h_{\text {FE }}$ vs $I_{E}$.


Fig. $5-V_{B E}$ vs $I_{E}$.


Fig.6- $V_{B E}$ vs $T_{A}$.


Fig.7-Normalized $h_{f e} h_{i e^{\prime}} h_{o e^{\prime}} h_{r e}{ }^{v s} I_{C}$.


Fig. $9-y_{i e}$ vs $f$.


Fig. $11-v_{r e}$ vs $f$.


Fig. $8-y_{f e}$ vs $f$.


Fig. $10-y_{o e}$ vs $f$.


Fig. $12-f_{T}$ vs ${ }^{\prime} C$.


# General-Purpose High-Current N-P-N Transistor-Zener Diode - Diode Array <br> Applications 

- Signal processing and switching systems operating from DC to VHF
- Lamp and relay driver
- Differential amplifier
- Temperature-compensated amplifier
- Thyristor firing
- Temperature-compensated shunt regulator
- Temperature-compensated series regulator
- Level shifting
- Voltage-level clamping

RCA CA3093E* is a versatile array of three high-current (to 100 mA ) NPN transistors, two $10 \%$-tolerance Zener diodes and one conventional diode, all on a common monolithic substrate. Two of the transistors $\left(\mathrm{Q}_{1}\right.$ and $\left.\mathrm{Q}_{2}\right)$ are matched at 1 mA for applications in which offset parameters are of special importance. The combination of positive Zener voltage temperature coefficients and negative forward base-emitter voltage temperature coefficients provides a unique temperature compensation capability.
Independent connections for each transistor and diode plus a separate terminal for the substrate permit maximum flexibility in circuit design.


Fig. 1 - Functional diagram of the CA3093E (bottom view)

- Current regulator
- Voltage clamping
- Simple off-line regulated supply
- See RCA Application Note, ICAN-5296 "Application of the RCA-CA3018 Circuit Transistor Array" for applications in addition to those given on pages $5 \& 6$ of this bulletin.


## Features:

- 6 independent devices plus separate substrate connection
- Compensating temperature coefficients - $\mathrm{V}_{\mathrm{BE}}$ and $\mathrm{V}_{\mathrm{D} 1}$ VS. $\mathrm{V}_{\mathrm{Z}}$


## Transistors

- High IC $\left.{ }^{(100 m A} \max \right)$
- Matched pair ( $\mathrm{Q} 1 \& \mathrm{O}_{2}$ )

$$
\begin{aligned}
& \left.\begin{array}{l}
V_{10}= \pm 5 \mathrm{mV} \max \\
\mathrm{I}_{10}=2.5 \mu \mathrm{Amax}
\end{array}\right\} \text { at } \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA} \text {. } \\
& \Delta \mathrm{V}_{10} / \Delta \mathrm{T}=5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \text { typ }
\end{aligned}
$$

- $h_{\text {FE }}=\mathbf{4 0} \mathbf{m i n} @ I \mathrm{IC}=\mathbf{1 0 m A}$
or 50 mA
- Low $V_{\text {CEsat }}$. . 0.7 V max @ 50 mA


## Zener Diodes

- Two $1 / 4 \mathrm{~W}$ Zeners
- $V_{Z}=7 V \pm 10 \%$
- $z_{Z}=15 \Omega$ typ


## Diode

- Close forward voltage match to $V_{B E}$ 's of $Q_{1}$ and $Q_{2}$
- $V_{\text {PIV }}=5.5 \mathrm{~V} \mathrm{~min}$.


## MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

## Power Dissipation:

| Any one transistor |  | 500 | mW |
| :---: | :---: | :---: | :---: |
| Any one Zener Diode |  | 250 | mW |
| Total package |  | 750 | mW |
| Above $25^{\circ} \mathrm{C}$ | . . . . . Derate linearly | 6.67 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Ambient Temperature Range: |  |  |  |
| Operating |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| The following maximum ratings apply for each transistor |  |  |  |
| Collector-to-Emitter Voltage ( $\mathrm{V}_{\text {CEO }}$ ) |  | 15 | v |
| Collector-to-Base Voltage (V) ${ }_{\text {CBO }}$ ) |  | 20 | V |
| Collector-to-Substrate Voltage ( $\left.\mathrm{V}_{\mathrm{CIO}}\right)^{*}$ |  | 20 | V |
| Emitter-to-Base Voltage ( $\mathrm{VEBO}^{\text {) }}$ |  | 5.5 | V |
| Collector Current (IC) |  | 100 | mA |
| Base Current ( $\mathrm{I}_{\mathrm{B}}$ ) |  | 35 | mA |
| The following maximum ratings apply for each Zener Diode or Diode |  |  |  |
| Zener Diode dc Current (IZ) |  | 35 | mA |
| Zener Diode-to-Substrate Voltage ( $\mathrm{Z}_{\text {ZIO }}$ )* |  | 20 | V |
| Diode (D1) Forward Current ( ${ }_{\text {dF }}$ ) |  | 50 | mA |
| Diode (D1) Reverse Voltage (VDR) |  | 5.5 | V |
| Diode (D1)-to-Substrate Voltage ( $\left.\mathrm{V}_{\mathrm{DIO}}\right)^{*}$ |  | 20 | V |
| *The collector of each transistcr, the cathode of each Zener diode, and the anode of the diode are isolated from the substrate by an internal diode. The substrate rrust be connected to a voltage which is more negative than any of these isolated terminals in order to | maintain isolation between dev action. To avoid undesired coup terminal (5) should be maintain A suitable bypass capacitor can | and provide nor between device at either dc or sig used to establish | transistor substrate ground. al ground. |

Linear integrated Circuits

## CA3093E

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$
For Equipment Design

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Тур. <br> Char. <br> Curve <br> Fig. No. | Min. | Typ. | Max. |  |
| For Each Transistor: |  |  |  |  |  |  |  |
| Coilector-to-Base Breakdown Voltage | $V_{\text {(BR) }}$ CBO | $I_{C}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ | - | 20 | 60 | - | V |
| Collector-to-Emitter Breakdown Voltage | $V_{\text {(BR)CEO }}$ | $\mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=0$ | - | 15 | 24 | - | V |
| Collector-to-Substrate Breakdown Voltage | $V_{(B R) C I O}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{CI}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=0 \\ & \mathrm{I}_{\mathrm{E}}=0 \end{aligned}$ | - | 20 | 60 | - | V |
| Emitter-to-Base <br> Breakdown Voltage | $V_{(B R) E B O}$ | $I_{E}=500 \mu A, I_{C}=0$ | - | 5.5 | 6.9 | - | V |
| Collector-Cutoff-Current | ICEO | $V_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ | - | - | - | 10 | $\mu \mathrm{A}$ |
| Collector-Cutoff-Current | ICbo | $V_{C B}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | - | - | - | 1 | $\mu \mathrm{A}$ |
| DC Forward Current Transfer Ratio | $h_{\text {FE }}$ | $V_{C E}=3 V \left\lvert\, \begin{array}{l\|} I_{C}=10 \mathrm{~mA} \\ \hline \end{array}\right.$ | 2 | 40 | 76 75 | - |  |
| Forward Base-to-Emitter Voltage | $V_{\text {BE }}$ | $V_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}$ | 3 | 0.65 | 0.74 | 0.85 | V |
| Collector-to-Emitter Saturation Voltage | $\mathrm{V}_{\text {CEsat }}$ | $\mathrm{I}_{\mathrm{C}}=50 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=5 \mathrm{~mA}$ | 4 | - | 0.40 | 0.70 | V |
| Forward Base-to-Emitter Temp. Coefficient | $\Delta V_{B E / \Delta T}$ | $I_{E}=10 \mathrm{~mA}$ |  | - | -1.9 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| For Transistors Q1 and Q2 (As a Differential Amplifier): |  |  |  |  |  |  |  |
| Absolute Input Offset Voltage | $\left\|V_{10}\right\|$ | $V_{C E}=3 V, I_{C}=1 \mathrm{~mA}$ | 7 | - | 1.2 | 5 | $m V$ |
| Absolute Input Offset Current | ${ }_{110}{ }^{1}$ |  | 8 | - | 0.7 | 2.5 | $\mu \mathrm{A}$ |
| Temp. Coefficient of Offset Voltage | $\left\|\Delta V_{10} / \Delta T\right\|$ | - | - | - | 5 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| For Each Zener Diode |  |  |  |  |  |  |  |
| Zener Voltage | $v_{Z}$ | $I Z=10 \mathrm{~mA}$ | 9 | 6.3 | 7 | 7.7 | V |
| Zener Impedance | ${ }^{2}$ | $\mathrm{Iz}=10 \mathrm{~mA}, \mathrm{f}=1 \mathrm{kHz}$ | 10 | - | 15 | 25 | $\Omega$ |
| Zener Reverse Current | ${ }^{\prime} \mathrm{ZR}$ | $V_{Z}=+5 \mathrm{~V}$ | - | - | - | 1 | $\mu \mathrm{A}$ |
| Zener Voltage Temp. Coefficient | $\Delta V_{Z / \Delta T}$ | $I Z=10 \mathrm{~mA}$ | 9 | i.e. | $\begin{aligned} & +3.6 \\ & +.05 \end{aligned}$ | - | $\begin{aligned} & \mathrm{mV} /{ }^{\circ} \mathrm{C} \\ & \% /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Zener-to-Substrate Breakdown Voltage | $V_{\text {(BR)ZIO }}$ | $\begin{aligned} & \mathrm{IZ}=100 \mu \mathrm{~A} \\ & \text { (Terminals } 7 \& 9 \text { ) } \end{aligned}$ | - | 20 | 60 | - | V |
| Dissipation |  | Refer to Example in Application " $a$ " |  | - | - | 250 | mW |
| For Diode (D1) |  |  |  |  |  |  |  |
| Diode Forward Voltage | $\mathrm{V}_{\text {DF }}$ | $\mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}, \mathrm{~V}_{\text {CE }}=3 \mathrm{~V}$ | 3 | 0.65 | 0.74 | 0.85 | V |
| Diode Forward Current | IDF |  | - | - | - | 50 | mA |
| Diode Reverse-Breakdown Voltage | $V_{\text {(BR) }{ }^{\text {d }}}$ | $I_{\text {DR }}=500 \mu \mathrm{~A}$ | - | 5.5 | 6.9 | - | V |
| Diode-to-Substrate Breakdown Voltage | $V_{\text {(BR)DIO }}$ | $\begin{aligned} & \text { IDiode }=100 \mu \mathrm{~A} \\ & \text { (Terminal 10) } \end{aligned}$ | - | 20 | 60 | - | V |
| Diode Forward-Voltage Temp. Coefficient | $\Delta V_{\text {DF }} / \Delta T$ | $I_{\text {DF }}=5 \mathrm{~mA}$ | 3 | - | -1.9 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

TYPICAL STATIC CHARACTERISTICS


Fig. $2-h_{\text {FE }}$ vs IC


Fig. $4-V_{\text {CEsat }}$ vs $I_{C}$ at $25^{\circ} \mathrm{C}$


Fig. 6-V $V_{\text {BEsat }}$ vs $I^{\prime} C$


Fig. 3-VBE vs IC and VD1 vs ID1


Fig. $5-V_{C E s a t}$ vs $/ C$ at $70^{\circ} \mathrm{C}$


Fig. 7-VIO vs IC (transistors Q1 and Q2 as a differential amplifier)

## Linear Integrated Circuits

## CA3093E



Fig. $8-110$ vs IC (transistors $Q 1$ and 02 as a differential amplifier)


Fig. 9 - Typical Zener breakdown voltage vs current

b) 14 V Regulator for $\mathrm{Q} 1, \mathrm{Q} 2, \mathrm{Q} 3$


Typical Load Regulation for $I_{L}=0$ to 25 mA
$\Delta E_{L} / E_{L} \times 100 \approx-6 \%$
(no load to full load)

Typical Temperature Characteristic

$$
\frac{\Delta E_{L} / E_{L}}{\Delta T} \times 100=+0.05 \% /{ }^{\circ} \mathrm{C}
$$

c) 8.6 V Temp.Compensated Shunt Regulator


Typical Temperature Characteristic @ $\mathbf{R}_{\mathbf{L}}=330 \Omega$
$\frac{\Delta E_{L} / E_{L}}{\Delta T} \times 100= \pm 0.007 \% /{ }^{\circ} \mathrm{C}$
Typical Load Regulation $I_{L}=0$ to 40 mA $\left(\Delta E_{L} / E_{L}\right) \times 100=-3 \%$ (no load to full load)

Typical Line Regulation at $R_{L}=330 \Omega$ $\Delta E_{L} / E_{L}$
$\overline{\Delta E \text { unreg. }} \times 100= \pm 0.55 \% / V$
e) Off-Line 7V Regulator
off-line TV regulator

d) Temp.-Compensated Series Voltage Regulator


Typical Temperature Characteristic @ $E_{L}=12 \mathrm{~V}$
$\frac{\Delta E_{L} / E_{L}}{\Delta T} \times 100= \pm 0.009 \% /{ }^{\circ} \mathrm{C}$
Typical Load Regulation @ $E_{L}=12 \mathrm{~V}$

$$
I_{L}=0 \text { to } 40 \mathrm{~mA}
$$

$\frac{\Delta E_{L}}{E_{L}} \times 100= \pm 0.4 \%$ (no load to full load)
Typical Line Regulation @ $E_{L}=12 \mathrm{~V}$
$\frac{\left(\Delta E_{L} / E_{L}\right) \times 100}{\Delta E \text { unreg. }}= \pm 0.45 \% / \mathrm{V}$

Typical $E_{L}$ Ripple Voltage $=70 \mathrm{~m} \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$
Typical Load Regulation $=\frac{\Delta E_{L}}{E_{L}} \times 100=-8.5 \%$ (no load to full load)
$I_{L}=0$ to 30 mA $\mathrm{I}_{\mathrm{L}}=0$ to 30 mA

Typical Line Regulation $=\frac{\left(\Delta E_{L} / E_{L}\right) \times 100}{\Delta E_{A C}}= \pm .075 \% / \mathrm{V}$

## Linear integrated Circuits

## CA3096, CA3096A, CA3096C



## N-P-N/P-N-P Transistor Array

Five-Independent Transistors: Three n-p-n and Two p-n-p

## Applications:

- Differential Amplifiers
- DC Amplifiers
- Sense Amplifiers
- Level Shifters
- Timers
- Lamp and Relay Drivers
- Thyristor Firing Circuits
- Temperature-Compensated Amplifiers
- Operational Amplifiers

RCA-CA3096CE, CA3096E, and CA3096AE are generalpurpose high-voltage silicon transistor arrays. Each array consists of five independent transistors (two p-n-p and three n-p-n types) on a common substrate, which has a separate cqnnection. Independent connections for each transistor permit maximum flexibility in circuit design.
Types CA3096AE, CA3096E, and CA3096CE are identical, except that the CA3096AE specifications include parameter matching and greater stringency in ICBo, ICEO, and VCE(SAT). The CA3096CE is a relaxed version of the CA3096E.
The CA3096CE, CA3096E, and CA3096AE are supplied in 16 -lead dual-in-line plastic packages. (E-suffix). The CA3096 is also available in chip form. (H suffix).

(16) substrate
$\xrightarrow{=} \quad 92 c 5-20308$

CA3096AE, CA3096E, CA3096CE
ESSENTIAL DIFFERENCES

| CHARACTERISTIC | CA3096AE | CA3096E | CA3096CE |
| :---: | :---: | :---: | :---: |
| $V_{(B R) C E O}(V)$ <br> Min. n-p-n | 35 | 35 | 24 |
| p-n-p | -40 | -40 | -24 |
| $V_{(B R) C B O}(V)$ <br> Min $\quad n-p-n$ | 45 | 45 | 30 |
| \% p-n-p | -40 | -40 | -24 |
| $h_{F E} @ 1 \mathrm{~mA}$ <br> $n-p-n$ | 150-500 | 150-500 | 100-670 |
| p-n-p | 20-150 | 20-150 | 15-200 |
| $\begin{array}{r} h_{\text {FE }} @ 100 \mu \mathrm{~A} \\ \mathrm{p}-\mathrm{n}-\mathrm{p} \end{array}$ | 40-200 | 40-200 | 30-300 |
| $\begin{aligned} & \text { ICBO (nA) } \\ & \text { Max. n-p-n } \end{aligned}$ | 40 | 100 | 100 |
| p-n-p | -40 | -100 | -100 |
| $\begin{aligned} & \text { ICEO (nA) } \\ & \text { Max. } \quad \text { n-p-n } \end{aligned}$ | 100 | 1000 | 1000 |
| - p-n-p | -100 | -1000 | -1000 |
| $\begin{array}{ll} \begin{array}{l} V_{C E}(S A T) \\ \text { (V) } \\ \text { Max. } \end{array} & \text { p-n-p } \\ \hline \end{array}$ | 0.5 | 0.7 | 0.7 |
| $\left\|V_{10}\right\|(m V)$ <br> Max. <br> $n-p-n$ | 5 | - | - |
| p-n-p | 5 | - | - |
| $\mathrm{H}_{10} \mathrm{l}(\mu \mathrm{A})$ <br> Max. <br> $n-p-n$ | 0.6 | - | - |
| p-n.p | 0.25 | - | - |

## Schematic Dlagram

MAXIMUM RATINGS, Absolute-Maximum Values:


STATIC ELECTRICAL CHARACTERISTICS at TA $_{\text {A }}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$
For Equipment Design

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA3096AE |  |  | CA3096E |  |  | CA3096CE |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| For Each n-p-n Transistor |  |  |  |  |  |  |  |  |  |  |  |
| ${ }^{\text {I CBO }}$ | $\begin{aligned} & V_{C B}=10 \mathrm{~V}, \\ & I_{E}=0 \end{aligned}$ | - | 0.001 | 40 | - | 0.001 | 100 | - | 0.001 | 100 | nA |
| ${ }^{\text {I CEE }}$ | $\begin{aligned} & V_{C E}=10 \mathrm{~V}, \\ & I_{B}=0 \end{aligned}$ | - | 0.006 | 100 | - | 0.006 | 1000 | - | 0.006 | 1000 | nA |
| $V_{\text {(BR) }}$ CEO | $\begin{aligned} & I_{C}=1 \mathrm{~mA}, \\ & '_{B}=0 \end{aligned}$ | 35 | 50 | - | 35 | 50 | - | 24 | 35 | - | V |
| $V_{\text {(BR) }}$ CBO | $\begin{aligned} & I_{C}=10 \mu \mathrm{~A}, \\ & I_{E}=0 \end{aligned}$ | 45 | 100 | - | 45 | 100 | - | 30 | 80 | - | v |
| $V_{(B R) C I O}$ | $\left\{\begin{array}{l} I_{C I}=10 \mu \mathrm{~A}, \\ I_{B}=I_{E}=0 \end{array}\right.$ | 45 | 100 | - | 45 | 100 | - | 30 | 80 | - | V |
| $V_{\text {(BR) EBO }}$ | $\left\{\begin{array}{l} I_{E}=10 \mu \mathrm{~A}, \\ I^{\prime} C=0 \end{array}\right.$ | 6 | 8 | - | 6 | 8 | - | 6 | 8 | - | v |
| $\mathrm{v}_{\mathrm{Z}}$ | $I^{\prime}=10 \mu \mathrm{~A}$ | 6 | 7.9 | 9.8 | 6 | 7.9 | 9.8 | 6 | 7.9 | 9.8 | v |
| $V_{\text {CES }}$ SAT) | $\begin{aligned} & I^{\prime} C=10 \mathrm{~mA} \\ & { }^{\prime} B=1 \mathrm{~mA} \\ & \hline \end{aligned}$ | - | 0.24 | 0.5 | - | 0.24 | 0.7 | - | 0.24 | 0.7 | V |
| $\mathrm{V}_{\text {BE }}$ | $\left\{\begin{array}{l} \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}, \\ \mathrm{~V}_{\mathrm{CE}}=5 \mathrm{~V} \end{array}\right.$ | 0.6 | 0.69 | 0.78 | 0.6 | 0.69 | 0.78 | 0.6 | 0.69 | 0.78 | V |
| $h_{\text {FE }}$ |  | 150 | 390 | 500 | 150 | 390 | 500 | 100 | 390 | 670 |  |
| $\left\|\Delta V_{B E} / \Delta T\right\|$ | $\left\lvert\, \begin{aligned} & \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CE}}=5 \mathrm{~V} \end{aligned}\right.$ | - | 1.9 | - | - | 1.9 | - | - | 1.9 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

Linear Integrated Circuits
CA3096, CA3096A, CA3096C
STATIC ELECTRICAL CHARACTERISTICS at TA $=25^{\circ} \mathrm{C}$ (Cont'd) For Equipment Design

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA3096AE |  |  | CA3096E |  |  | CA3096CE |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |

For Each p-n-p Transistor

| ${ }^{\text {C CBO }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CB}}=-10 \mathrm{~V}, \\ & { }^{\prime} \mathrm{E}=0 \end{aligned}$ | - | -0.006 | -40 | - | -0.06 | -100 | - | -0.06 | -100 | nA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {C CeO }}$ | $\begin{aligned} & V_{C E}=-10 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{B}}=0 \end{aligned}$ | - | -0.12 | -100 | - | -0.12 | -1000 | - | -0.12 | -1000 | nA |
| $V_{\text {(BR)CEO }}$ | $\begin{aligned} & l_{\mathrm{C}}^{\mathrm{C}}=-100 \mu \mathrm{~A}, \\ & \mathrm{I}_{\mathrm{B}}=0 \end{aligned}$ | -40 | -75 | - | -40 | -75 | - | -24 | -30 | - | V |
| $V_{(B R) C B O}$ | $\begin{aligned} & \mathrm{I} \mathrm{C}=-10 \mu \mathrm{~A}, \\ & \mathrm{I} \mathrm{E}=0 \end{aligned}$ | -40 | -80 | - | -40 | -80 | - | -24 | -60 | - | V |
| $V_{\text {(BR) EBO }}$ | $\left\{\begin{array}{l} I \mathrm{E}=-10 \mu \mathrm{~A}, \\ { }^{\prime} \mathrm{C}=0 \end{array}\right.$ | -40 | $-100$ | - | -40 | $-100$ | - | -24 | -80 | - | V |
| $V_{\text {(BR)EIO }}$ | $\left\{\begin{array}{l} I E I=10 \mu A, \\ I B=I C=0 \end{array}\right.$ | -40 | -100 | - | -40 | -100 | - | -24 | -80 | - | V |
| $\mathrm{V}_{\text {CE (SAT) }}$ | $\begin{aligned} & { }^{1} \mathrm{C}=-1 \mathrm{~mA}, \\ & { }^{\prime} \mathrm{B}=-100 \mu \mathrm{~A} \end{aligned}$ | - | -0.16 | -0.4 | - | -0.16 | -0.4 | - | -0.16 | -0.4 | V |
| $V_{\text {BE }}$ | $\left\{\begin{array}{l} I_{C E}=-100 \mu \mathrm{~A}, \\ \mathrm{~V}_{\mathrm{CE}}=-5 \mathrm{~V} \end{array}\right.$ | -0.5 | -0.6 | -0.7 | -0.5 | -0.6 | -0.7 | -0.5 | -0.6 | -0.7 | V |
| ${ }^{\text {fre }}$ | $\left\{\begin{array}{l} { }^{1} C=-100 \mu \mathrm{~A}, \\ \mathrm{~V}_{\mathrm{CE}}=-5 \mathrm{~V} \end{array}\right.$ | 40 | 85 | 250 | 40 | 85 | 250 | 30 | 85 | 300 |  |
|  | $\begin{aligned} & 1 C=-1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{CE}}=-5 \mathrm{~V} \end{aligned}$ | 20 | 47 | 200 | 20 | 47 | 200 | 15 | 47 | 200 |  |
| $\left\|\triangle V_{B E} / \Delta T\right\|$ | $\begin{aligned} & \mathrm{I}^{\mathrm{C}}=-100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CE}}=-5 \mathrm{~V} \end{aligned}$ | - | 2.2 | - | - | 2.2 | - | - | 2.2 | - | $\mathrm{mV} i^{\circ} \mathrm{C}$ |


| ${ }^{1} \mathrm{CBO}$ | Collector-Cutoff Current | $V_{Z}$ | Emitter-to-Base Zener Voltage |
| :---: | :---: | :---: | :---: |
| ${ }^{\text {I CeO }}$ | Collector-Cutoff Current | $V_{\text {CEISAT }}$ | Collector-to-Emitter Saturation |
| $V_{(B R) C E O}$ | Collector-to-Emitter Breakdown |  | Voltage |
|  | Voltage | $V_{\text {BE }}$ | Base-to-Emitter Voltage |
| $V_{(B R) C B O}$ | Collector-to-Base Breakdown Voltage | $h_{\text {FE }}$ | DC Forward-Current Transfer Ratio |
| $V_{(B R) C I O}$ | Collector-to-Substrate Breakdown Voltage | $\left\|\Delta V_{B E} / \Delta T\right\|$ | Magnitude of Temperature <br> Coefficient: (for each transistor) |
| $V_{\text {(BR)EBO }}$ | Emitter-to-Base Breakdown Voltage |  |  |

STATIC ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5} \mathbf{5}^{\circ} \mathrm{C}$ (CA3096AE Only)
For Equipment Design

| CHARACTERISTIC | TEST CONDITIONS | $\begin{gathered} \text { LIMITS } \\ \hline \text { CA3096AE } \end{gathered}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  | Min. | Typ. | Max. |  |
| For Transistors $\mathbf{Q 1}$ and Q2 (as a Differential Amplifier) |  |  |  |  |  |
| Absolute Input Offset Voltage, $\left\|\mathrm{V}_{10}\right\|$ | $\mathrm{V}_{\mathrm{CE}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}$ | - | 0.3 | 5 | mV |
| Absolute Input Offset Current, $\mathrm{HIO}_{10}$ |  | - | 0.07 | 0.6 | $\mu \mathrm{A}$ |
| $\begin{array}{ll}\text { Absolute Input Offset Voltage } \\ \text { Temperature Coefficient, } & \frac{\left\|\Delta V_{10}\right\|}{\Delta T}\end{array}$ |  | - | 1.1 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| For Transistors Q4 and Q5 (As a Differential Amplifier) |  |  |  |  |  |
| Absolute Input Offset Voltage, $\left\|\mathrm{V}_{10}\right\|$ | $\begin{aligned} & V_{C E}=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=-100 \mu \mathrm{~A} \\ & \mathrm{R}_{\mathrm{S}}=0 \end{aligned}$ | - | 0.15 | 5 | mV |
| Absolute Input Offset Current, $\\|_{10}$ |  | - | 2 | 250 | nA |
| $\begin{array}{\|cc} \text { Absolute Input Offset Voltage } \\ \text { Temperature Coefficient, } & \frac{\left\|\Delta \mathrm{V}_{1 \mathrm{IO}}\right\|}{\Delta \mathrm{T}} \end{array}$ |  | - | 0.54 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |



Fig. 1 - Base-to-emitter zener characteristic ( $n-p-n$ ).


Fig. 3 - Collector cut-off current (l $C B O$ ) as a function of temperature ( $n-p-n$ ).


Fig. 2 - Collector cut-off current ('CEO' as a function of temperature ( $n-p-n$ ).


Fig. 4 - Transistor (n-p-n) h FE as a function of collector current.

Linear Integrated Circuits

## CA3096, СА3096A, CA3096C

DYNAMIC
ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
Typical Values Intended Only for Design Guidance

| CHARACTERISTICS | TEST CONDITIONS | TYPICAL VALUES | UNITS |
| :---: | :---: | :---: | :---: |
| For Each n-p-n Transistor |  |  |  |
| Noise Figure (low frequency), NF | $\begin{aligned} & f=1 \mathrm{kHz}, V_{C E}=5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}, \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \end{aligned}$ | 2.2 | dB |
| Low-Frequency, Input Resistance, $\mathrm{R}_{\mathrm{i}}$ | $\begin{aligned} & f=1.0 \mathrm{kHz}, V_{C E}=5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA} \end{aligned}$ | 10 | $k \Omega$ |
| Low-Frequency Output Resistance, $\mathrm{R}_{\mathrm{o}}$ |  | 80 | $\mathrm{k} \Omega$ |
| Admittance Characteristics: |  |  |  |
| Forward Transfer Admittance, ${ }^{y_{f e}} \frac{g_{\mathrm{fe}}}{\mathrm{b}_{\mathrm{fe}}}$ | $\begin{aligned} & \mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{CE}}=5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA} \end{aligned}$ | 7.5 | mmho |
|  |  | -j13 |  |
| Input Admittance, $\quad y_{i e} \frac{g_{i e}}{b_{i e}}$ |  | 2.2 | mmho |
|  |  | j3.1 |  |
| Output Admittance, |  | 0.76 | mmho |
|  |  | j2.4 |  |
| Gain-Bandwidth Product, $\mathrm{f}_{\mathrm{T}}$ | $\mathrm{V}_{\text {CE }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=1.0 \mathrm{~mA}$ | 280 | MHz |
|  | $\mathrm{V}_{\text {CE }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=5 \mathrm{~mA}$ | 335 |  |
| Emitter-to-Base Capacitance, $\mathrm{C}_{\text {EB }}$ | $V_{E B}=3 \mathrm{~V}$ | 0.75 | pF |
| Collector-to-Base Capacitance, $\mathrm{C}_{\mathrm{CB}}$ | $V_{C B}=3 \mathrm{~V}$ | 0.46 | pF |
| Collector-to-Substrate Capacitance, $\mathrm{C}_{\mathrm{Cl}}$ | $\mathrm{V}_{\mathrm{CI}}=3 \mathrm{~V}$ | 3.2 | pF |
| For Each p-n-p Transistor |  |  |  |
| Noise Figure (low frequency), NF | $\begin{aligned} & \mathrm{f}=1 \mathrm{kHz}, \\ & \mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}, \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \end{aligned}$ | 3 | dB |
| Low-Frequency Input Resistance, $\mathrm{R}_{\mathrm{i}}$ | $\begin{aligned} & \mathrm{f}=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{CE}}=5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A} \end{aligned}$ | 27 | $\mathrm{k} \Omega$ |
| Low-Frequency Output Resistance, $\mathrm{R}_{\mathrm{o}}$ |  | 680 | $\mathrm{k} \Omega$ |
| Gain-Bandwidth Product, $\mathfrak{f}_{\mathrm{T}}$ | $\mathrm{V}_{\text {CE }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=100 \mu \mathrm{~A}$ | 6.8 | MHz |
| Emitter-to-Base Capacitance, $\mathrm{C}_{\text {EB }}$ | $V_{E B}=-3 V$ | 0.85 | pF |
| Collecto - to Base Capacitance, $\mathrm{C}_{\mathrm{CB}}$ | $V_{C B}=-3 V$ | 2.25 | pF |
| Base-to-Substrate Capacitance, $\mathrm{C}_{\mathrm{BI}}$ | $\mathrm{V}_{\mathrm{BI}}=3 \mathrm{~V}$ | 3.05 | pF |



Fig. $5-V_{B E}(n-p-n)$ as a function of collector current.

 ture.


Fig. $7-V_{C E}(S A T)(n-p-n)$ as a function of cotlector current.


Fig. 9 - Collector cut-off current ("CBO) as a function of temperature ( $p-n-p$ ).


Fig. 11 - Transistor ( $p-n-p$ ) $h_{\text {FE }}$ as a function of temperature.


Fig. $13-V_{B E}(p-n-p)$ as a function of tempera-


Fig. 8 - Collector cut-off current ('CEO) as a function of temperature ( $p-n-p$ ).


Fig. 10 - Transistor ( $p-n-p$ ) $h_{\text {FE }}$ as a function of collector current.


Fig. $12-V_{B E}(p-n-p)$ as a function of collector current.


Fig. 14 - Magnitude of input offset voltage $\left|V_{10}\right|$ as a function of collector current for n-p-n transistor $Q_{1}-Q_{2}$

collector curaent ( $I_{C}$ )-ma
Fig. 15 - Magnitude of input offset voltage $\left|V_{1 O}\right|$ as a function of collector current for $p-n-p$ transistor $Q_{4}-Q_{5}$


Fig. 17 - Noise figure as a function of frequency for n-p-n transistors


Fig. 19 - Noise figure as a function of frequency for n-p-n transistors.


Fig. 21 - Capacitance as a function of bias voltage ( $n-p-n$ ).


Fig. 16 - Noise figure as a function of frequency for n-p-n transistors.


Fig. 18 - Noise as a function of frequency for $n$-p-n transistors.


Fig. 20-Gain-bandwidth product as a function of collector current ( $n-p-n$ ).


Fig. 22 - Inpuit resistance as a function of collector current.


Fig. 23 - Output resistance as a function of collector current.


Fig. 25 - Input admittance as a function of frequency.


Fig. 27 - Noise figure as a function of frequency ( $p-n-\rho$ ).


Fig. 29 - Noise figure as a function of frequency ( $p-n-p$ ).


Fig. 24 - Forward transconductance as a function of frequency.


Fig. 26 - Output admittance as a function of frequency.


Fig. 28 - Noise figure as a function of frequen cy ( $p \cdot n \cdot p$ ).


92c5-20339
Fig. 30 - Gain-bandwidth product as a function of collector current ( $p-n-p$ ).

## Linear Integrated Circuits

## CA3096, СА3096A, CA3096C



Fig. 31 - Capacitance as a function of bias voltage ( $p-n-p$ ).


Fig. 32 - Frequency comparator using CA3096E.


Fig. 33 - Line operated level switch using CA3096AE or CA3096E


Fig. 34 - Frequency comparator characteristics.


Fig. 35 - One-minute timer using CA3096AE and a MOS/FET.



92 CM 20344
Fig. 36 - CA3096AE small-signal zero-voltage detector having noise immunity.


Fig. 37 - Ten-second timer operated form 1.5 -volt supply using CA3096E.


Fig. 38 - Gain-frequency characteristics.


1. Can be operated with either dual supply or single supply.
2. Wide-input common-mode range +5 V to -5 V .
3. Low bias current: $<1 \mu \mathrm{~A}$.


CA3096H

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$.

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

## Linear Integrated Circuits

## CA3097E



## Thyristor/Transistor Array

For Military, Commercial, and Industrial Applications

## Includes:

- Uncommitted n-p-n transistor
- Sensitive-gate silicon controlled rectifier
- Programmable unijunction transistor (PUT)
- p-n-p/n-p-n transistor pair
- Zener diode
- Separate substrate connection


## Features:

- Complete isolation between elements
- n-p-n transistor $-V_{\text {CEO }}=30 \mathrm{~V}$ (min.) $I_{c}=100 \mathrm{~mA}$ (max.)
- p-n-p/n-p-n transistor pair - beta $\geq 8000$ (typ.) @ $I_{c}=10 \mathrm{~mA}$, individual p-n-p, n-p-n, or transistor pair operation
- Programmable unijunction transistor [PUT] - peak-point current $=15 \mathrm{nA}$ (typ.) at $R_{\mathrm{G}}=1 \mathrm{M} \Omega ; V_{\mathrm{AK}}$ $= \pm 30 \mathrm{~V}$
- (PUT) Extremely long RC time constants with low value of external capacitor
- Sensitive-gate silicon controlled rectifier (SCR) - 150 mA forward current (max.)
- Zener-diode impedance $\left(Z_{z}\right)=15 \Omega$ ( typ.) at 10 mA


## Applications:

- Timers
- Light dimmers/motor controls
- Oscillators
- "One-shot" multivibrators
- Voltage regulators
- Comparators, Schmitt triggers
- Constant-current sources
- Amplifiers
- Logic circuits
- SCR triggering
- Pulse circuits

RCA-CA3097E* Thyristor/Transistor Array is a monolithic integrated circuit that enables circuit designers to further integrate control systems. The CA3097E consists of five independent and completely isolated elements on one chip: an n-p-n transistor, a $\mathrm{p}-\mathrm{n}-\mathrm{p} / \mathrm{n}-\mathrm{p}-\mathrm{n}$ transistor pair, a zener diode, a programmable unijunction transistor (PUT), and a sensitive-gate silicon controlled rectifier (SCR).
The CA3097 is supplied in either the 16 -lead dual-in-line plastic package (" E " suffix) or the chip version ("H" suffix), and operates over the full military-temperature range of -55 to $+125^{\circ} \mathrm{C}$.
*Formerly Dev. No. TA6281.


Fig. 1 - Schematic diagram of CA3097E
MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$
Isolation Voltage, any terminal to substrate* ..... $+50 \mathrm{~V}$
Dissipation, Total Package:
Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$750 mW
Above $\mathrm{T}_{A}=55^{\circ} \mathrm{C}$ derate linearly at $\quad 6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Ambient Temperature Range:
Operating ..... -55 to $+125^{\circ} \mathrm{C}$
Storage ..... -65 to $+150^{\circ} \mathrm{C}$
Lead Temperature (During Soldering):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max ..... $+265{ }^{\circ} \mathrm{C}$
Each n-p-n Transistor (03, Q5)
The following ratings apply with terminals $6 \& 9$ connected together
Collector-to-Emitter Voltage ( $\mathrm{V}_{\mathrm{CEO}}$ ) ..... 30 V
Collector-to-Base Voltage ( $\mathrm{V}_{\mathrm{CBO}}$ ) ..... 50 V
Emitter-to-Base Voltage ( $\mathrm{V}_{\mathrm{EBO}}$ ) ..... 5 V
Collector Current (IC) ..... 100 mA
Base Current ( $I_{\mathrm{B}}$ ) ..... 20 mA
Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) ..... 500 mW
p-n-p Transistor (Q4)
The following ratings apply with terminals 7 \& 8 connected together
Collector-to-Emitter Voltage ( $\mathrm{V}_{\mathrm{CEO}}$ ) ..... $-40 \mathrm{~V}$
Collector-to-Base Voltage ( $\mathrm{V}_{\mathrm{CBO}}$ ) ..... $-50 \mathrm{~V}$
Emitter-to-Base Voltage ( $\mathrm{V}_{\mathrm{EBO}}$ ) ..... $-40 \mathrm{~V}$
Collector Current (IC) ..... $-10 \mathrm{~mA}$
Base Current ( $I_{\mathrm{B}}$ ) ..... $-3 \mathrm{~mA}$
Dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) ..... 200 mW
p-n-p/n-p-n Transistor Pair $(03,04)$
Dissipation ( $\mathrm{P}_{\mathrm{D}}$ )500 mW
Programmable Unijunction Transistor, PUT (Q1)
Gate-to-Cathode Positive Voltage ( $\mathrm{V}_{\mathrm{GK}}$ ) ..... 30 V
Gate-to-Cathode Negative Voltage ( $\mathrm{V}_{\mathrm{GKR}}$ ) ..... 5 V
Gate-to-Anode Negative Voltage ( $\mathrm{V}_{\mathrm{GA}}$ ) ..... 30 V
Anode-to-Cathode Voltage ( $\mathrm{V}_{\text {AK }}$ ) ..... $\pm 30 \mathrm{~V}$
DC Anode Current ..... 150 mA
Peak Anode Non-Recurrent Forward (On-State) Current (10 $\mu \mathrm{s}$ pulse) ..... 2 A
Total Average Dissipation ..... 300 mW
Silicon Controlled Rectifier, SCR (Q2)
Repetitive Peak Reverse Voltage ( $V_{\mathrm{RRXM}}$ ), $\mathrm{R}_{\mathrm{GK}}=1 \mathrm{~K} \Omega$ ..... 30 V
Repetitive Peak Off-State Voltage ( $\mathrm{V}_{\mathrm{DRXM}}$ ), $\mathrm{R}_{\mathrm{GK}}=1 \mathrm{k} \Omega$ ..... 30 V
DC On-State Current (ITDC) ..... 150 mA
Peak Surge (Non-Repetitive) On-State Current ( $10 \mu \mathrm{~s}$ pulse) ..... 2 A
Forward Peak Gate Current (IGFM) ..... 20 mA
Peak Gate-to-Cathode Reverse Voltage ( $\mathrm{V}_{\mathrm{GRM}}$ ) ..... 5 V
Total Average Dissipation ..... 300 mW
Zener Diode, (Z1)
DC Current ( $I_{Z}$ )25 mA
Dissipation ( $P_{D}$ ) ..... 250 mW* One or more of the terminals of aach element of the CA3097E is isolated from tha substrate by a junction diode. In order tomaintain electrical isolation between elements, tha substrata terminal must be connected to a voltage which is no more posi-tive than that of any other terminal. To avoid undesir able coupling batwean elements, the substrate tarminal (terminal 10)should be maintained at either de or signal (ac) ground.

## Linear Integrated Circuits

CA3097E
ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS <br> Ambient Temperature $\left(T_{A}\right)=25^{\circ} \mathrm{C}$ <br> Unless Otherwise Specified | FIG. NO. | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| n-p-n TRANSISTORS Q3, Q5 (TERMINALS 6 and 9 CONNECTED) |  |  |  |  |  |  |  |
| COLLECTOR CUTOFF CURRENT | ${ }^{\text {I CBO }}$ | $\mathrm{V}_{\mathrm{CB}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ |  | - | - | 1 | $\mu \mathrm{A}$ |
| COLLECTOR CUTOFF CURRENT | ICEO | $\mathrm{V}_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| COLLECTOR-TO-EMITTER BREAKDOWN VOLTAGE | $V_{(B R)}$ CEO | $I_{C}=100 \mu A, I_{B}=0$ |  | 30 | - | - | V |
| COLLECTOR-TO-BASE BREAKDOWN VOLTAGE | $V_{(B R)} \mathrm{CBO}$ | $I_{C}=100 \mu A, I_{E}=0$ |  | 50 | - | - | V |
| COLLECTOR-TO-SUBSTRATE BREAKDOWN VOLTAGE | $V_{(B R)} \mathrm{ClO}$ | $\mathrm{I}_{\mathrm{Cl}}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=0, I_{E}=0$ |  | 50 | - | - | V |
| EMITTER-TO-BASE BREAKDOWN VOLTAGE | $V_{(B R)} \mathrm{EBO}$ | $I_{E}=100 \mu \mathrm{~A}, \mathrm{I}^{\prime}=0$ |  | 5 | 7.5 | 10 | V |
| COLLECTOR-TO-EMITTER SATURATION VOLTAGE | $V_{C E}(S A T)$ | $\begin{aligned} & I_{C}=50 \mathrm{~mA}, I_{B}=5 \mathrm{~mA} \\ & I_{C}=10 \mathrm{~mA}, I_{B}=1 \mathrm{~mA} \end{aligned}$ | 5 | - | - | 0.65 | V |
| BASE-TO-EMITTER SATURATION VOLTAGE | $\mathrm{V}_{\mathrm{BE}}(\mathrm{SAT})$ | $\mathrm{I}^{\prime}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA}$ | 2 | - | 0.76 | - | V |
| BASE-TO-EMITTER VOLTAGE | $V_{B E}$ | $\mathrm{V}_{\mathrm{CE}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}$ | 3 | 0.65 | 0.73 | 0.85 | V |
| DC FORWARD-CURRENT | hFE | $\mathrm{V}_{\mathrm{CE}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}$ | 4 | 100 | 130 | - |  |
| TRANSFER RATIO | hre | $\mathrm{V}_{\mathrm{CE}}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=50 \mathrm{~mA}$ |  | 80 | 120 | - |  |
| p-n-p TRANSISTOR Q4 (TERMINAL | 7 and 8 CON | NNECTED) |  |  |  |  |  |
| COLLECTOR CUTOFF CURRENT | ${ }^{1} \mathrm{CBO}$ | $\mathrm{V}_{C B}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ |  | - | - | -1 | $\mu \mathrm{A}$ |
| COLLECTOR CUTOFF CURRENT | ${ }^{\text {I CEO }}$ | $\mathrm{V}_{\mathrm{CE}}=-10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ |  | - | - | -10 | $\mu \mathrm{A}$ |
| COLLECTOR-TO-EMITTER BREAKDOWN VOLTAGE | $V_{(B R)}$ CEO | $I_{C}=-100 \mu A, I_{B}=0$ |  | -40 | - | - | V |
| COLLECTOR-TO-BASE bREAKDOWN VOLTAGE | $V_{(B R)}{ }^{\text {CBO }}$ | $I^{\prime} \mathrm{C}=-10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ |  | -50 | - | - | V |
| EMITTER-TO-SUBSTRATE BREAKDOWN VOLTAGE | $\mathrm{V}_{(\mathrm{BR})} \mathrm{EIO}$ | $I_{E I}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=0, I_{E}=0$ |  | -50 | - | - | V |
| EMITTER-TO-BASE BREAKDOWN VOLTAGE | $V_{(B R)} \mathrm{EBO}$ | $\mathrm{I}^{\prime} \mathrm{E}=-10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ |  | -40 | - | - | V |
| COLLECTOR-TO-EMITTER SATURATION VOLTAGE | $\mathrm{V}_{\text {CE }}(\mathrm{SAT})$ | ${ }^{\prime} \mathrm{C}=-1 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-100 \mu \mathrm{~A}$ | 6 | - | - | -0.33 | V |
| BASE-TO-EMITTER SATURATION VOLTAGE | $V_{B E}(S A T)$ | $\mathrm{I}_{\mathrm{C}}=-1 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=-100 \mu \mathrm{~A}$ | 7 | - | -0.7 | - | V |
| BASE-TO-EMITTER VOLTAGE | $V_{B E}$ | $\mathrm{V}_{\text {CE }}=-3 \mathrm{~V}, \mathrm{I} \mathrm{C}=-100 \mu \mathrm{~A}$ | 8 | -0.5 | -0.6 | -0.7 | V |
| DC FORWARD-CURRENT TRANSFER RATIO | hfe | $\begin{aligned} & V_{C E}=-3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=-100 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{CE}}=-3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=-1 \mathrm{~mA} \end{aligned}$ | 9 | $\begin{aligned} & 30 \\ & 40 \end{aligned}$ | 60 | - |  |
| n-p-n/p-n-p TRANSISTOR PAIR 03, 04 |  |  |  |  |  |  |  |
| DC FORWARD-CURRENT <br> TRANSFER RATIO | $h_{\text {FE }}$ | $\mathrm{V}_{C E}(n-p-n)=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}$ $\mathrm{~V}_{\mathrm{CE}}(n-p-n)=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=50 \mathrm{~mA}$ | 10 | - | 8000 | $-$ |  |

ELECTRICAL CHARACTERISTICS (Cont'd.)

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS <br> Ambient Temperature $\left(T_{A}\right)=25^{\circ} \mathrm{C}$ <br> Unless Otherwise Specified | FIG. NO. | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |

PROGRAMMABLE UNIJUNCTION TRANSISTOR (PUT), Q1

| OFFSET VOLTAGE | $V_{T}{ }^{*}$ | $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=10 \mathrm{k} \Omega$ | $11,22^{\text {a }}$ | 0.2 | - | 0.7 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=1 \mathrm{M} \Omega$ |  | 0.2 | - | 0.7 |  |
| ANODE-TO-CATHODE ON-STATE VOLTAGE | $V_{F}$ | $\mathrm{I}_{\mathrm{F}}=50 \mathrm{~mA}$ | 12 | - | 0.90 | 1.5 | V |
|  |  | $\mathrm{I}_{\mathrm{F}}=100 \mathrm{~mA}$ |  | - | 1 | - |  |
| PEAK OUTPUT VOLTAGE | $V_{\text {OM }}$ | $\mathrm{C}=0.22 \mu \mathrm{~F}$ <br> Anode Supply Voltage $=20 \mathrm{~V}$ | 13,23 | - | 10 | - | V |
| PEAK-POINT CURRENT | ${ }^{\text {Ip }}$ | $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=10 \mathrm{k} \Omega$ | $14,22^{\text {a }}$ | - | 0.55 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=1 \mathrm{M} \Omega$ | - | - | 0.015 | 0.15 |  |
| VALLEY-POINT CURRENT | IV | $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=10 \mathrm{k} \Omega$ | 17,15 | 4 | 40 | - | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=1 \mathrm{M} \Omega$ | 16 | - | - | 25 |  |
| GATE REVERSE CURRENT | ${ }^{\text {G GAO }}$ | $\mathrm{V}_{\mathrm{S}}=30 \mathrm{~V}$ | $22^{\text {c }}$ | - | 0.02 | - | nA |
| GATE REVERSE CURRENT | ${ }^{\text {IGKS }}$ | Anode-To-Cathode Short, $\mathrm{V}_{\mathrm{S}}$. $=30 \mathrm{~V}$ $=30 \mathrm{~V}$ | $22^{\text {d }}$ | - | 0.2 | - | nA |
| OUTPUT PULSE RISE TIME | $\mathrm{t}_{\mathrm{r}}$ | $\begin{aligned} & \text { Anode-Supply Voltage }=20 \mathrm{~V} \\ & \mathrm{C}=0.22 \mu \mathrm{~F} \end{aligned}$ | 23 | - | 60 | - | ns |

SILICON CONTROLLED RECTIFIER (SCR), O2

| PEAK OFF-STATE CURRENT: <br> FORWARD | ${ }^{\text {I DXM }}$ | $V_{\text {DRXM }}=30 \mathrm{~V}, \mathrm{R}_{\mathrm{GK}}=1 \mathrm{k} \Omega$ | 24 | - | - | 2 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REVERSE | ${ }^{\text {R }}$ KM | $\mathrm{V}_{\text {RRXM }}=30 \mathrm{~V}, \mathrm{R}_{\mathrm{GK}}=1 \mathrm{k} \Omega$ | 24 | - | - | 2 |  |
| FORWARD DC VOLTAGE DROP | $\mathrm{V}_{\mathrm{T}}$ | $\mathrm{I}_{\mathrm{T}}=50 \mathrm{~mA}$ | 18 | - | 0.90 | 1.5 | V |
| GATE-TO-SOURCE TRIGGER CURRENT | ${ }^{\text {IGS }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 26 | - | 33 | 100 | $\mu \mathrm{A}$ |
|  |  | ${ }^{T} A=-55^{\circ} \mathrm{C}$ | 26 | - | 50 | - |  |
| DC GATE-TRIGGER VOLTAGE | $\mathrm{V}_{\mathrm{GT}}$ | $\mathrm{V}_{\mathrm{L}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ | 19 | - | 0.55 | 0.75 | V |
| HOLDING CURRENT | ${ }^{\text {H }} \mathrm{HO}$ | $\mathrm{R}_{\mathrm{GK}}=1 \mathrm{k} \Omega 2$ | 20,24 | - | 1.2 | - | mA |
| CRITICAL RATE-OF-RISE OF OFF-STATE VOLTAGE | $\mathrm{dv} / \mathrm{dt}$ | EXPONENTIAL RISE, $\mathrm{R}_{\mathrm{GK}}=1 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{DRXM}}=30 \mathrm{~V}$ | 25 | - | 150 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| GATE-CONTROLLED TURN-ON TIME | ${ }^{\text {tgt }}$ | See Fig. 33 | 33 | - | 50 | - | ns |
| CIRCUIT-COMMUTATED TURN-OFF TIME | ${ }^{t}{ }_{q}$ | See Fig. 33 | 33 | - | 10 | - | $\mu \mathrm{s}$ |
| ZENER DIODE, 21 |  |  |  |  |  |  |  |
| ZENER VOLTAGE | $v_{Z}$ | $\mathrm{I}_{\mathrm{Z}}=10 \mathrm{~mA}$ | 21 | 7.2 | 8 | 8.8 | V |
| ZENER IMPEDANCE | $\mathrm{Z}_{\text {Z }}$ | ${ }^{\prime} \mathrm{Z}=10 \mathrm{~mA}, \mathrm{f}=1 \mathrm{kHz}$ |  | - | 15 | 25 | $\Omega$ |
| ZENER VOLTAGE <br> TEMPERATURE COEFFICIENT | $\left(\Delta V_{Z} / V_{Z}\right) / \Delta T$ | $\mathrm{I}_{\mathrm{Z}}=10 \mathrm{~mA}$ |  | - | +0.05 | - | \%/ ${ }^{\circ} \mathrm{C}$ |
|  | $\Delta \mathrm{V}_{\mathrm{Z}} / \Delta \mathrm{T}$ |  |  | - | +4 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| ZENER-TO-SUBSTRATE BREAKDOWN VOLTAGE | $V_{(B R)} \mathrm{ZIO}$ | $z^{\prime} z=100 \mu \mathrm{~A}$ <br> TERM. 5 TO SUBSTRATE |  | 50 | 80 | - | V |

[^29]Linear Integrated Circuits

## CA3097E



Fig. 2 - Base-to-emittar seturation voltage vs. collactor current for n-p-n trensistors Q3 \& 05.


Fig. 3 - Besa-to-emitter voltage vs. embient tempereture for n-p-n trensistors Q3 \& 05.

TYPICAL CHARACTERISTICS

collegtor cumrent (Ic):ma
22c3.21804
Fig. 4 - DC forwerd-currant transfer retio vs. collector currant for n-p-n trensistors Q3 \& 05.


Fig. 7 - Base-to-emitter saturation voltage vs. collector current for p-n-p transistor 04.


Fig. 10 - DC forward-current transfer ratio vs. collector current for transistor pair Q3, Q4.


COLLECTOR CURAENT(I c )-mA
necs-21905
Fig. 5 - Collector-to-amitter seturation voltege
vs. collector currant for n-p-n trensis. vs. collector currant for n-p-n trensistors Q3 \& Q5.


Fig. 8 - Base-to-emitter voltage vs. ambient temperature for $p-n-p$ transistor $Q 4$.


Fig. 11 - Offset voltage vs. ambient temperature for Q1 (PUT).

gOLLECTOR CURRENT(IC)-mA


Fig. 6 - Collector-to-emittar saturetion voltage v. collector currant for p-n-p transis. tor 04.


Fig. 9 - DC forward.current transfer ratio vs. collector current for p-n-p transistor 04.


Fig. 12 - Anode-to-cathode on-state voltage vs. anode-to-cathode on-state current for Q1 (PUT).

## TYPICAL CHARACTERISTICS (CONT'D)



Fig. 13 - Peak output voltage vs. anode supply voltage for Q1 (PUT).


Fig. 16 - Vallay-point currant vs. gata-source voltage for Q1 (PUT).


Fig. 19 - Gate-trigger voltage vs. ambient tem perature for $\mathbf{Q 2}$ (SCR).


Fig. 14 - Peak-point currant vs. gate-source voltage and ambient tamparature for Q 1 (PUT).


Fig. 17 - Valley-point current vs. ambiant temperatura for Q1 (PUT).


Fig. 20 - Typical DC holding current vs. gate-tocathode resistance for Q2 (SCR).


Fig. 15 - Valley-point currant vs. gata-sourca voltaga.for Q1 (PUT).


Fig. 18 - Forward DC on-stata currant vs. onstate voltage for $\mathbf{Q 2}$ (SCR).


Fig. 21 - Zener voltage vs. zener current for $\mathbf{z 1}$.

## CA3097E

## OPERATING CONSIDERATIONS FOR CA3097E

## 1. Composite p-n-p/n-p-n Transistors $\mathbf{Q 3}, \mathbf{Q} 4$ (See Fig. 3)

To use Q3 as an individual n-p-n transistor, join terminals no. 6 and no. 9 to disable p-n-p transistor 04 .
The appropriate terminal connections are then:

$$
\begin{aligned}
& \text { Collector . . . . . . . . . . . . terminal } 9 \\
& \text { Base . . . . . . . . . . . terminal } 7 \\
& \text { Emitter . . . . . . . . . terminal } 8
\end{aligned}
$$

To use Q4 as an individual $\mathrm{p} \cdot \mathrm{n}-\mathrm{p}$ transistor, join terminals no. 7 and no. 8 to disable n-p-n transistor Q3.
The appropriate terminal connections are then:

```
Collector.
                            terminal }
Base . . . . . . . . . . . . . terminal 6
Emitter
terminal 6
terminal 9
```

To use Q3 and 04 as a composite use terminals $6,7,8$, and 9 as required.

## 2. Programmable Unijunction Transistor $\mathbf{Q 1}$ (PUT)

The programmable unijunction transistor is essentially an anode-gate SCR. The volt-ampere characteristic of the device is shown in Fig. 22. When an equivalent Thevenin source ( $\mathrm{V}_{\mathrm{S}}, \mathrm{R}_{\mathrm{G}}$ ), as shown in Fig. 22, is applied to the gate terminal the device will be "off" if the anode-voltage is negative with respect to the gate voltage. Under this condition, any current flow is exclusively leakage current. When the anode voltage be-
comes more positive than the gate voltage by an increment equal to the threshold voltage ( $\mathrm{V}_{\mathrm{T}}=0.4 \mathrm{~V}$ typ.), the device can turn "on" only if the current available at the anode terminal is greater than the specified peak-point current. The PUT will then switch through its negative-resistance region to the "on" state (low anode-to-gate voltage). It should be noted that $I_{P}$ is not the maximum current allowed through the device, but is the current required at the peak of the V-I curve. Ip is typically a very low value of current.

After the PUT has switched to its low-impedance state, the device will remain "on" if the anode-current ( $I_{A}$ ) exceeds the valley-point current (IV). If $I_{A}<I_{V}$, the PUT will switch back to its high-impedance "off" state. Thus, the PUT can be made to "latch" or recover, depending on IV. Since IV is a function of the "on"-state gate current (which depends on $R_{G}$ and $V_{S}$ ) a choice of $R_{G}$ and/or $V_{S}$ will determine the operating mode, i.e., "off" state $\rightarrow$ "on" state or "off" state $\rightarrow$ "on" state $\rightarrow$ "off" state. The value of IV increases directly as a function of $V_{G}$ and inversely with RG. The PUT in the CA3097E has a low $\mathrm{I}_{\mathrm{P}} \ldots \ldots . . \mathrm{I}_{\mathrm{P}}=15 \mathrm{nA}$ at $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}$, $R_{G}=1 \mathrm{M} \Omega$. This low value of $\mathrm{I}_{\mathrm{P}}$ indicates that an extremely large value of anode-supply resistor, e.g. $60 \mathrm{M} \Omega$ (typ.), can be used in timing circuits requiring long RC time constants. This becomes important when considering the size of the external


Fig. 22 - General anode characteristics for $Q 1$ (PUT).



Fig. 23 - Output pulse characteristics for Q1 (PUT).

## OPERATING CONSIDERATIONS (CONT'D)

timing capacitor to be used. Consequently, the use of the PUT in the CA3097E is advantageous since it has a lower $I_{P}$ than most discrete PUT's.

## Temperature Compensation of Switching Point

As described previously, the PUT will switch to its lowimpedance state when its anode voltage is approximately a diode-drop above the gate voltage. Since the anode-to-gate threshold voltage vs. temperature characteristic is similar to that of a typical silicon-diode junction, a compensating series diode such as used in the circuit of Fig. 29 ( $Z 1$ connected as forward-biased diode) considerably reduces the effect of temperature on the switching point.

## Bypassing Anode Current

If the PUT gate equivalent source is such that $\mid A>I V$, the PUT will remain "on". A method for turning the PUT off is by shunting current away from the anode until IA<IV. An example of this technique is the oscillator circuit of Fig. 29. Q3 transistor is turned "on" after the PUT fires and shunts current away from the anode, thereby forcing $I_{A}<I_{V}$. The PUT then turns "off" allowing $\mathrm{C}_{\mathrm{T}}$ to recharge through $\mathrm{R}_{\mathrm{T}}$, to repeat the cycle.

## Protecting The PUT Against Discharge Current Of The Capacitor

A current-limiting resistor in series with the PUT is normally required to dissipate capacitive discharge energy (see Figs. 23 and 29).

## Silicon Controlled Rectifier, O 2 (SCR)

The SCR should be used with a $1 \mathrm{k} \Omega$ (or less) resistor connected between the cathode and gate terminals if the SCR is to be subjected to its maximum forward and reverse voltage ratings (VDMM and $V_{\text {RXM }}$ ). Selecting a value for $\mathrm{R}_{\mathrm{GK}}$ of $1 \mathrm{k} \Omega$ (or lower) increases the capability of the device to withstand greater $\mathrm{dv} / \mathrm{dt}$ and increases the noise immunity of the SCR against false triggering at the gate. Practical considerations such as available current drive from the triggering devices (e.g., a PUT) will determine the lowest value of $\mathrm{R}_{\mathrm{GK}}$ at which the SCR will fire with a $V_{G K} \approx 0.55 \mathrm{~V}$. With a value of $500 \Omega$ for RGK, the trigger source must be capable of supplying 1.1 mA . RGK should be non-inductive within the frequency band of the noise transients normally encountered in a particular application.


Fig. 24 - Principle voltage-current characteristics for $Q 2$ (SCR).


92C5-21925
Fig. 25 - Definition of critical rate of rise of off-state voltage for Q2 (SCR).


92Cs-21926
Fig. 26 - Test circuit for determining 'GS in Q 2 (SCR).

## CA3097E

## APPLICATIONS CIRCUITS



TIMING CYCLE BEGINS WHEN AC IS APPLIED

* SPRAGUE TYPE 4308, $5 \mu$ F AT 50 V

SPRAGUE TYPE 6308, $5 \mu$ F AT 50 V OR EQUIVALENT

Fig. 27 - AC line-operated one-shot timer.


Fig. 28 - Temperature-compensated shunt regulator.


Fig. 29 - Pulse generator.

## APPLICATIONS CIRCUITS



TYPICAL LDAD REGULATION @ VD: $12 \mathrm{~V}, I_{L}=0$ TO 40 mA
$\frac{\Delta V_{O}}{V_{O}} \times 1 D D= \pm 0.4 \%$ (NO LOAD TO FULL LOAD)
TYPICAL LINE REGULATION © $V_{0}=12 V$
$\frac{\Delta V_{D} / V_{D}}{\Delta V_{\text {UNREG }}} \times 100: \pm 0.45 \% / \mathrm{V}$
92C5-21930
Fig. 30 - Series voltage regulator.


Fig. $31-5$ to $7.5 V$ shunt regulator.


HYSTERESIS VDLTAGE $=V_{T H} U-V_{T H} L$
Fig. 32 - Schmitt trigger.

## Linear Integrated Circuits

CA3097E

## APPLICATIONS CIRCUITS (CONT'D)



Fig. 33 - Monostable multivibrator with variable delay.



# High-Voltage Transistor Arrays 

## Applications

- General use in signal processing systems in DC through VHF range
- Custom designed differential amplifiers
- Temperature compensated amplifiers
- Lamp and relay drivers (CA3183AE, E)
- Thyristor firing (CA3183AE, E)


## Features

- Matched general-purpose transistors
- $V_{B E}$ matched $\pm 5 \mathrm{mV}$ max.
- Operation from DC to 120 MHz (CA3118AT, T; CA3146AE, E)
- Low-noise figure: 3.2dB typ. at 1 kHz (CA3118AT, T; CA3146AE, E)
- High IC: 75mA max. (CA3183AE, E)

RCA-CA31 18AT, CA3118T, CA3146AE, CA3146E, CA3183AE, and CA3183E* are general-purpose high-voltage silicon n-p-n transistor arrays on a common monolithic substrate.
Types CA3118AT and CA3118T consist of four transistors with two of the transistors connected in a Darlington configuration. These types are well suited for a wide variety of applications in low-power systems in the DC through VHF range. Both types are supplied in a hermetically sealed 12lead TO-5 type package and operate over the full military temperature range. (CA3118AT and CA3118T are highvoltage versions of the popular predecessor type CA3018.

Types CA3146AE and CA3146E consist of five transistors with two of the transistors connected to form a di ferentiallyconnected pair. These types are recommended for low-power applications in the DC through VHF range. Both types are supplied in a 14 -lead dual-in-line plastic package and operate over the ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (CA3146AE and CA3146E are high-voltage versions of the popular predecessor type CA3046.)

Types CA3183AE and CA3183E consist of five high-current transistors with independent connections for each transistor. In addition two of these transistors ( Q 1 and Q2) are matched at low-current (i.e. 1 mA ) for applications where offset parameters are of special importance. A special substrate terminal is also included for greater flexibility in circuit design. Both types are supplied in a 16 -lead dual-in-line plastic package and operate over the ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. (CA3183AE and CA3183E are high-voltage versions of the popular predecessor type CA3083.)
The types with an " $A$ " suffix are premium versions of their non-" $A$ " counterparts and feature tighter control of breakdown voltages making them more suitable for higher voltage applications.
For detailed application information, see companion Application Note, ICAN-5296 "Application of the RCA CA3018 Integrated Circuit Transistor Array."

* Formerly Developmental Types Nos.

| merly Developmental Types Nos. |  |  |  |
| :--- | :--- | :--- | :--- |
| CA3118AT - TA6091 | CA3146E | - TA6181 |  |
| CA3118T | TA6182 | CA3183AE | TA6094 |
| CA3146AE - TA6084 | CA3183E | - TA6183 |  |


| TYPE | $\mathrm{P}_{\mathrm{T}}{ }^{-}$ <br> max. <br> mW | ${ }^{\mathrm{I}} \mathrm{C}$ <br> max. <br> mA | $V_{\text {CEO }}$ <br> $\max$. <br> V | $V_{\mathrm{CBO}}$ <br> max. V | $V_{\text {CE sat. }}$ at 10 mA typ. V | $\begin{gathered} h_{F E} \\ \text { at } 1 \mathrm{~mA}, \\ \& V_{C E}=5 \mathrm{~V} \\ \text { typ. } \end{gathered}$ | $V_{10}$ | 110 | ${ }^{T}$ A Range (Operating)$\qquad$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | Diff. Pair at 1 mA |  |  |
|  |  |  |  |  |  |  | max. mV | $\begin{aligned} & \max . \\ & \mu A \end{aligned}$ |  |
| VALUES APPLY FOR EACH TRANSISTOR |  |  |  |  |  |  |  |  |  |
| CA3118AT | 300 | 50 | 40 | 50 | 0.33 | 95 | $\pm 5$ | 2 | $-55-+125$ |
| CA3118T | 300 | 50 | 30 | 40 | 0.33 | 95 | $\pm 5$ | 2 | $-55-+125$ |
| CA3146AE | 300 | 50 | 40 | 50 | 0.33 | 95 | $\pm 5$ | $2 '$ | $-40-+85$ |
| CA3146E | 300 | 50 | 30 | 40 | 0.33 | 95 | $\pm 5$ | 2 | $-40-+85$ |
| CA3183AE | 500 | 75 | 40 | 50 | 0.16 | 75 | $\pm 5$ | 2.5 | $-40-+85$ |
| CA3183E | 500 | 75 | 30 | 40 | 0.16 | 75 | $\pm 5$ | 2.5 | $-40-+85$ |

[^30]
## CA3118, CA3146, CA3183 Types



Fig. 1 - Schematic diagrams of high-voltage arrays.

COMPARISON OF RELATED PREDECESSOR TYPE WITH TYPES IN THIS DATA BULLETIN

|  | $\begin{aligned} & \text { DATA } \\ & \text { FILE } \\ & \text { NO. } \end{aligned}$ | $V_{\text {CEO }}$ <br> min. | $\begin{gathered} \mathrm{v}_{\mathrm{CBO}} \\ \mathrm{~min} . \end{gathered}$ | $\begin{gathered} V_{\text {CE sat. }} \begin{array}{c} \text { typ. } V \end{array} \\ I_{C}=10 \mathrm{~mA} \end{gathered}$ | $\begin{gathered} \begin{array}{c} V_{B E} \\ \text { typ. } V \end{array} \\ \hline I_{C}=1 \mathrm{~mA} \end{gathered}$ | $\underset{\max . \mathrm{mA}}{\mathrm{I} C}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{CB}} \\ & \text { typ. pF } \end{aligned}$ | $\begin{gathered} \mathrm{C}_{\mathrm{Cl}} \\ \text { typ. } \mathrm{pF} \end{gathered}$ | $\begin{aligned} & \text { CEB }_{\text {Eyp. }}^{\text {pF }} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CA3018 | 338 | 15 | 20 | 0.23 | 0.715 | 50 | 0.58 | 2.8 | 0.6 |
| CA3018A | 338 | 15 | 20 | 0.23 | 0.715 | 50 | 0.58 | 2.8 | 0.6 |
| CA3118AT |  | 40 | 50 | 0.33 | 0.730 | 50 | 0.37 | 2.2 | 0.7 |
| CA3118T |  | 30 | 40 | 0.33 | 0.730 | 50 | 0.37 | 2.2 | 0.7 |
|  |  |  |  | $1 \mathrm{C}=10 \mathrm{~mA}$ | $1 \mathrm{C}=1 \mathrm{~mA}$ |  |  |  |  |
| CA 3046 | 341 | 15 | 20 | 0.23 | 0.715 | 50 | 0.58 | 2.8 | 0.6 |
| CA3146AE |  | 40 | 50 | 0.33 | 0.730 | 50 | 0.37 | 2.2 | 0.7 |
| CA3146E |  | 30 | 40 | 0.33 | 0.730 | 50 | 0.37 | 2.2 | 0.7 |
|  |  |  |  | $1 \mathrm{C}=50 \mathrm{~mA}$ | $1 \mathrm{C}=10 \mathrm{~mA}$ |  |  |  |  |
| CA3083 | 481 | 15 | 20 | 0.4 | 0.74 | 100 | - | - | - |
| CA3183AE |  | 40 | 50 | 1.7 | 0.75 | 75 | - | - | - |
| CA 3183 E |  | 30 | 40 | 1.7 | 0.75 | 75 | - | - | - |

[^31]Arrays
CA3118, CA3146, CA3183 Types
STATIC ELECTRICAL CHARACTERISTICS - CA3118 and CA3146 Series

| CHARACTERISTICS | SYMBOL |  | TEST CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ |  | Typ. <br> Char. <br> Curve <br> Fig. No. | CA3118AT, CA3146AE |  |  | CA3118T, CA3146E |  |  |  |
|  |  |  | Min. | Typ. |  | Max. | Min. | Typ. | Max. |  |
| For Each Transistor: |  |  |  |  |  |  |  |  |  |  |  |  |
| Collector-to-Base <br> Breakdown Voltage | $V_{(B R) C B O}$ |  |  |  | $I^{\prime} C=10 \mu \mathrm{~A}, I_{E}=0$ |  | - | 50 | 72 | - | 40 | 72 | - | V |
| Collector-to-Emitter Breakdown Voltage | $V_{\text {(BR) }}$ | CEO | $I^{\prime} C=1 m A, I_{B}=0$ |  | - | 40 | 56 | - | 30 | 56 | - | V |
| Collector-to-Substrate Breakdown Voltage | $V_{(B R) C I O}$ |  | $\begin{aligned} & I_{C}=10 \mu A, I_{B}=0 \\ & I_{E}=0 \end{aligned}$ |  | - | 50 | 72 | - | 40 | 72 | - | V |
| Emitter-to-Base Breakdown Voltage | $V$ (BR)EBO |  | $\prime^{\prime} E=10 \mu \mathrm{~A}, \mathrm{I} C=0$ |  | - | 5 | 7 | - | 5 | 7 | - | V |
| Collector-Cutoff Current | 'CEO |  | $V_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ |  | 2 | - | $\begin{array}{r} \text { see } \\ \text { curve } \end{array}$ | 5 | - | $\begin{gathered} \text { see } \\ \text { curve } \\ \hline \end{gathered}$ | 5 | $\mu \mathrm{A}$ |
| Collector-Cutoff Current | ${ }^{1} \mathrm{CBO}$ |  | $v_{C B}=10 \mathrm{~V}, I_{E}=0$ |  | 3 | - | 0.002 | 100 | - | 0.002 | 100 | nA |
| DC Forward-Current Transfer Ratio | hFE | E | $\mathrm{V}_{\text {CE }}=5 \mathrm{~V}$ | ${ }^{1} \mathrm{C}=10 \mathrm{~mA}$ | 4 | - | 85 | - | - | 85 | - | - |
|  |  |  |  | ${ }^{1} \mathrm{C}=1 \mathrm{~mA}$ | 4 | 30 | 100 | - | 30 | 100 | - |  |
|  |  |  |  | ${ }^{1} \mathrm{C}=10 \mu \mathrm{~A}$ | 4 | - | 90 | - | - | 90 | - |  |
| Base-to-Emitter Voltage | $V_{\text {be }}$ |  | $\mathrm{V}_{\text {CE }}=3 \mathrm{~V}, \mathrm{IC}=1 \mathrm{~mA}$ |  | 5 | 0.63 | 0.73 | 0.83 | 0.63 | 0.73 | 0.83 | $\checkmark$ |
| Collector-to-Emitter Saturation Voltage | $V_{\text {CEsat }}$ |  | ${ }^{\prime} \mathrm{C}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA}$ |  | 6 | - | 0.33 | - | - | 0.33 | - | V |
| For transistors $\mathbf{Q 3}$ and $\mathbf{Q 4}$ (Darlington Configeration): |  |  |  |  |  |  |  |  |  |  |  |  |
| Collector-Cutoff <br> Current  <br> DC Forward-Current <br> Transfer Ratio CA3118AT <br> and <br> CA3118T <br> only |  | ${ }^{\text {I }} \mathrm{CE}$ | $V_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ |  | - | - | - | 5 | - | - | - | $\mu \mathrm{A}$ |
|  |  | $h^{\prime}$ | $V_{C E}=5 \mathrm{~V}, \mathrm{IC}=1 \mathrm{~mA}$ |  | 7 | 1500 | 9000 | - | 1500 | 9000 | - | - |
| Base-to-Emitter (O3 to Q4) | $V_{B E}$ |  | $\mathrm{V}_{C E}=5 \mathrm{~V}$ | ${ }^{1} E=10 \mathrm{~mA}$ | 8 | - | 1.46 | - | - | 1.46 | - | V |
|  |  |  | $\mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}$ | 8,9 | - | 1.32 | - | - | 1.32 | - |  |
| Magnitude of Base-to- <br> Emitter Temperature <br> Coefficient |  |  |  | $V_{C E}=5$ | $V, I_{E}=1 \mathrm{~mA}$ | - | - | 4.4 | - | - | 4.4 | - | $\mathrm{mv} /{ }^{\circ} \mathrm{C}$ |
| For transistors Q1 and Q2 (AS a Differential Amplifier): |  |  |  |  |  |  |  |  |  |  |  |  |
| Magnitude of Input Offset Voltage $\left\|v_{B E 1}=v_{B E 2}\right\|$ | $\left\|v_{10}\right\|$ |  | $V_{C E}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=1 \mathrm{~mA}$ |  | 10,11 | - | 0.48 | 5 | - | 0.48 | 5 | mV |
| Magnitude of <br> hFE Ratio CA3118AT and <br> CA3118T only | CA3118AT and CA3118T only |  | $\begin{aligned} & \hline V_{C E}=5 \mathrm{~V}, \\ & I_{C 1}=I_{C 2}=1 \mathrm{~mA} \end{aligned}$ |  | - | 0.9 | 1.0 | 1.1 | 0.9 | 1.0 | 1.1 | - |
| Magnitude of Base-to- <br> Emitter Temperature Coefficient | $\left\|\frac{\Delta V_{B E}}{\Delta T}\right\|$ |  | $\begin{aligned} & V_{C E}=5 \mathrm{~V}, \\ & I_{E}=1 \mathrm{~mA} \end{aligned}$ |  | - | - | 1.9 | - | - | 1.9 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Magnitude of $V_{10}$ $\left(\mathrm{V}_{\mathrm{BE} 1}-\mathrm{V}_{\mathrm{BE}}\right)$ Temp erature Coefficient | $\left\|\frac{\Delta V_{10}}{\Delta T}\right\|$ |  | $\begin{aligned} & V_{C E}=5 \mathrm{~V}, \\ & { }^{\prime} C 1=I_{C 2}=1 \mathrm{~mA} \end{aligned}$ |  | - | - | 1.1 | - | - | 1.1 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\left.\begin{array}{l\|l}\text { Magnitude of } \\ \text { Input Offset } \\ \text { Current } \\ \left\|\mathrm{IO}_{1}-\mathrm{I}_{1} \mathrm{O}_{2}\right\|\end{array}\right\}$CA3146AE <br> and <br> CA3146E <br> only | CA3146AE <br> and <br> CA3146E <br> only | 110 | $\begin{aligned} & V_{C E}=5 \mathrm{~V}, \\ & { }^{\prime} C_{1}=I_{2}=1 \mathrm{~mA} \end{aligned}$ |  | 12 | - | 0.3 | 2 | - | 0.3 | 2 | $\mu \mathrm{A}$ |

## Linear Integrated Circuits

## CA3118, CA3146, CA3183 Types

DYNAMIC ELECTRICAL CHARACTERISTICS - CA3118 and CA3146 Series

| CHARACTERISTICS | SYM-BOL | TEST CONDITIONS |  | $\begin{aligned} & \text { CA3118AT } \\ & \text { CA3146AE } \end{aligned}$ |  |  | $\begin{aligned} & \text { CA } 3118 \mathrm{~T} \\ & \text { CA } 3146 \mathrm{E} \\ & \hline \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Typ. Char. Curve |  |  |  |  |  |  |  |
|  |  |  | Fig.No. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Low Frequency Noise Figure | NF | $\begin{aligned} & f=1 \mathrm{kHz}, V_{C E}=5 \mathrm{~V}, \\ & \mathrm{I} \mathrm{C}=100 \mu \mathrm{~A}, \text { Source } \\ & \text { resistance }=1 \mathrm{k} \Omega \end{aligned}$ | 14 | - | 3.25 | - | - | 3.25 | - | dB |
| Low-Frequency, Small-Signal <br> Equivalent-Circuit <br> Characteristics: <br> Foward-Current Transfer Ratio | $h_{f e}$ | $\begin{aligned} & f=1 \mathrm{kHz}, V_{C E}=5 \mathrm{~V}, \\ & { }^{\prime} \mathrm{C}=1 \mathrm{~mA} \end{aligned}$ | 16 | - | 100 | - | - | 100 | - | - |
| Short-Circuit Input Impedance | $h_{\text {ie }}$ |  | 16 | - | 2.7 | - | - | 3.5 | - | $k \Omega$ |
| Open-Circuit Output Impedance | hoe |  | 16 | - | 15.6 | - | - | 15.6 | - | $\mu \mathrm{mho}$ |
| Open-Circuit Reverse Voltage Transfer Ratio | hre |  | 16 | - | $1.8 \times 10^{-4}$ | - | - | $1.8 \times 10^{-4}$ | - | - |
| Admittance Characteristics: <br> Foward Transfer Admittance | $Y_{\text {fe }}$ | $\begin{aligned} & f=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{CE}}=5 \mathrm{~V}, \\ & \mathrm{I} C=1 \mathrm{~mA} \end{aligned}$ | 17 | - | 31-j1.5 | - | - | 31-j1.5 | - | mmho |
| Input Admittance | $Y_{\text {ie }}$ |  | 18 | - | $0.35+j 0.04$ | - | - | $0.3+10.04$ | - | mmho |
| Output Admittance | $Y_{\text {oe }}$ |  | 19 | - | 0.001+j0.03 | - | - | 0.001+j0.03 | - | mmho |
| Reverse Transfer Admittance | $Y_{\text {re }}$ |  | 20 |  | See curve |  |  | See curve |  | mmho |
| Gain-Bandwidth Product | ${ }^{\dagger}$ T | $V_{C E}=5 \mathrm{~V}, \mathrm{I}^{\prime} \mathrm{C}=3 \mathrm{~mA}$ | 21 | 300 | 500 | - | 300 | 500 | - | MHz |
| Emitter-to-Base Capacitance | CEb | $V_{E B}=5 \mathrm{~V}, I_{E}=0$ | 22 | - | 0.70 | - | - | 0.70 | - | pF |
| Collector-to-Base Capacitance | $\mathrm{C}_{\text {CB }}$ | $V_{C B}=5 \mathrm{~V}, \mathrm{I}^{\prime} \mathrm{C}=0$ | 22 | - | 0.37 | - | - | 0.37 | - | pF |
| Collector-to-Substrate Capacitance | $\mathrm{ClO}_{\mathrm{Cl}}$ | $\mathrm{V}_{\mathrm{Cl}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ | 22 | - | 2.2 | - | - | 2.2 | - | pF |

STATIC ELECTRICAL CHARACTERISTICS - CA3183 Series

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $T_{A}=25^{\circ} \mathrm{C}$ | Typ. <br> Char <br> Curve <br> Fig. No. | CA3183AE |  |  | CA3183E |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| For Each Transistor: |  |  |  |  |  |  |  |  |  |  |
| Collector-to-Base Breakdown Voltage | $V_{\text {(BR) }}$ CBO | ${ }^{\prime} \mathrm{C}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ | - | 50 | - | - | 40 | - | - | V |
| Collector-to-Emitter Breakdown Vottage | $V_{\text {(BR) }}$ CEO | ${ }^{1} \mathrm{C}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=0$ | - | 40 | - | - | 30 | - | - | V |
| Collector-to-Substrate Breakdown Voltage | $V_{\text {(BR) }}$ CIO | $\begin{aligned} & I_{C I}=100 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=0, \\ & I_{E}=0 \end{aligned}$ | - | 50 | - | - | 40 | - | - | V |
| Emitter-to-Base Breakdown Voltage | $V_{\text {(BR)EBO }}$ | ${ }^{\prime} E=500 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ | - | 5 | - | - | 5 | - | - | V |
| Collector-Cutoff Current | ${ }^{\text {I CEE }}$ | $V_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ | 23 | - | - | 10 | - | - | 10 | $\mu \mathrm{A}$ |
| Collector-Cutoff Current | ${ }^{1} \mathrm{CBO}$ | $V_{C B}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | 24 | - | - | 1 | - | - | 1 | $\mu \mathrm{A}$ |
| DC Forward-Current <br> Transfer'Ratı | $h_{\text {Fe }}$ | $\mathrm{V}_{C E}=3 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mathrm{~mA}$ | 25,26 | 40 | - | - | 40 | - | - | - |
|  |  | $V_{C E}=5 \mathrm{~V}, \mathrm{I}^{\text {C }}=50 \mathrm{~mA}$ | - | 40 | - | - | 40 | - | - |  |
| Base-to-Emitter Voltage | $V_{\text {BE }}$ | $V_{C E}=3 \mathrm{~V}, \mathrm{I} \mathrm{C}=10 \mathrm{~mA}$ | 27 | 0.65 | 0.75 | 0.85 | 0.65 | 0.75 | 0.85 | V |
| Collector-to-Emitter Saturation Voltage | ${ }^{*} V_{\text {CEsat }}$ | $I_{C}=50 \mathrm{~mA}, I_{B}=5 \mathrm{~mA}$ | 28 | - | 1.7 | 3.0 | - | 1.7 | 3.0 | V |
| For Transistors Q1 and Q2 (As a Differential Amplifier) : |  |  |  |  |  |  |  |  |  |  |
| Absolute Input Offset Voltage | $\left\|v_{10}\right\|$ | $V_{C E}=3 \mathrm{~V}, \mathrm{I}^{\prime}=1 \mathrm{~mA}$ | 29 | - | 0.47 | 5 | - | 0.47 | 5 | mV |
| Absolute Input Offset Current | $\|110\|$ |  | 30 | - | 0.78 | 2.5 | $\sim$ | 0.78 | 2.5 | $\mu \mathrm{A}$ |

[^32]
## CA3118, CA3146, CA3183 Types

## TYPICAL STATIC CHARACTERISTICS CURVES - CA3118 and CA3146 SERIES



Fig. $2-I_{\text {CEO }}$ vs. $T_{A}$ for any transistor.


Fig. $5-V_{B E}$ v. $T_{A}$ for any transistor.


Fig. $8-V_{B E}$ vs. $I_{E}$ for Darlington pair (03 and 04).


Fig. $3-I_{C B O}$ vs. $T_{A}$ for any transistor.


Fig. $6-V_{C E}$ sat vs. IC for any transistor.


Fig. $9-V_{B E}$ vs. $T_{A}$ for Darlington pair (Q3 and Q4).


Fig. 4 - $h_{\text {FE }}$ vs. $I_{C}$ for any transistor.


Fig. 7-h FE vs. IC for Darlington pair (Q3 and Q4) for types CA3118AT and CA3118T.


Fig. $10-V_{10}$ vs. $T_{A}$ for $Q 1$ and $Q 2$.


Fig. 11 - $V_{B E}$ and $V_{10}$ vs. IE for 01 and 02.


Fig. 12 - IIO vs. IC (O1 and Q2) for types CA3146AE and CA3146E.

## Linear Integrated Circuits

## CA3118, CA3146, CA3183 Types

TYPICAL DYNAMIC CHARACTERISTICS CURVES (FOR ANY TRANSISTOR) - CA3118, CA3146 SERIES


COLLECTOR MILLIAMPERES (IC)
Fig. $13-N F$ vs. $/ C @ R_{S}=500 \Omega$.


Fig. $16-h_{f e}, h_{i e}, h_{o e}, h_{r e}$ vs. $I_{C}$.


Fig. $19-y_{o e}$ vs. f.


Fig. $14-N F$ vs. $I_{C}^{@} R_{S}=1 \mathrm{k} \Omega$.


Fig. $17-y_{f e}$ vs. $f$.


Fig. $20-y_{r e}$ vs. $f$.


Fig. $15-N F$ vs. $I_{C} @ R_{S}=10 \mathrm{k} \Omega$.


Fig. $18-y i e$ vs. $f$.


Fig. $21-f_{T}$ vs. $I_{C}$


Fig. $22-C_{E B}, C_{C B}, C_{C I}$ vs. bias voltage

TYPICAL STATIC CHARACTERISTICS CURVES - CA3183 SERIES


Fig. $23-I_{\text {CEO }}$ vs. $T_{A}$ for any transistor.


Fig. $25-h_{F E}$ vs. $T_{A}$ for any transistor.


Fig. 27 - $V_{B E}$ vs. I ${ }_{C}$ for any transistor.


Fig. 29 - $\left|V_{10}\right|$ vs. IC for differential amplifier (01 and Q2).


Fig. $24-I_{\text {CBO }}$ vs. $T_{A}$ for any transistor.


Fig. 26 - hFE $^{\text {vs. } I_{C}}$ for any transistor.


Fig. 28 - VCE sat vs. IC for any transistor.


Fig. 30-, $|1 / 10|$ vs. IC for differential amplifier (Q1 and Q2).

## CA3127E



# High-Frequency N-P-N Transistor Array 

## For Low-Power Applications at Frequencies up to 500 MHz

## Features:

- Gain-bandwidth product ( $f_{\mathrm{T}}$ ) $>1 \mathrm{GHz}$
- Power gain $=30 \mathrm{~dB}$ (typ.) at 100 MHz
- Noise figure $=3.5 d B$ (typ.) at 100 MHz
- Five independent transistors on a common substrate


## Applications:

- VHF amplifiers
- Multifunction combinations RF/mixer/oscillator
- Sense amplifiers
- Synchronous detectors
- VHF mixers
- IF converter
- IF amplifiers
- Synthesizers
- Cascade amplifiers

RCA-CA3127E* consists of five general-purpose silicon $n-p-n$ transistors on a common monolithic substrate. Each of the completely isolated transistors exhibits low $1 / \mathrm{f}$ noise and a value of $f_{\tau}$ in excess, of 1 GHz , making the CA3127E useful from dc to 500 MHz . Access is provided to each of the terminals for the individual transistors and a separate substrate connection has been provided for maximum application flexibility. The monolithic construction of the CA3127E provides close electrical and thermal matching of the five transistors.
The CA3127E is supplied in a 16-lead dual-in-line plastic package and operates over the full military temperature range of -55 to $+125^{\circ} \mathrm{C}$.
*Formerly RCA Dev. No. TA6206.
MAXIMUM RATINGS, Absolute-Maximum Values:
POWER DISSIPATION, PD:
$\qquad$
Total Package:
For $T_{A}$ up to $75^{\circ} \mathrm{C}$


Fig. 1 - Schematic diagram of CA3127E.

For $\mathrm{T}_{A}>75^{\circ} \mathrm{C}$ Derate
$\qquad$
AMBIENT TEMPERATURE RANGE:
$\qquad$

LEAD TEMPERATURE (DURING SOLDERING):

The following ratings apply for each transistor in the device:


Collector-to-Substrate Voltage, $\mathrm{V}_{\text {cıo }}$. .......................................................................................................... 20 V

*The collector of each transistor of the CA3127E is isolated from the substrate by an integral diode. The substrate (terminal 5) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor

## Arrays <br> CA3127E

STATIC ELECTRICAL CHARACTERISTICS at T ${ }_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| CHARACTERISTICS | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| For Each Transistor: |  |  |  |  |  |  |
| Collector-to-Base Breakdown Voltage | $\mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ |  | 20 | 32 | - | v |
| Collector-to-Emitter Breakdown Voltage | $\mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=0$ |  | 15 | 24 | - | v |
| Coliector-to-Substrate Breakdown Voltage | $\mathrm{I}_{\mathrm{C} 1}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{B}}=0, \mathrm{I}_{\mathrm{E}}=0$ |  | 20 | 60 | - | v |
| Emitter-to-Base Breakdown Voltage* | $\mathrm{I}_{\mathrm{E}}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ |  | 4 | 5.7 | - | V |
| Collector-Cutoff-Current | $V_{C E}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ |  | - | - | 0.5 | $\mu \mathrm{A}$ |
| Collector-Cutoff-Current | $\mathrm{V}_{C B}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ |  | - | - | 40 | nA |
| DC Forward-Current Transfer Ratio | $\mathrm{V}_{C E}=6 \mathrm{~V}$ | $\mathrm{IC}^{\text {c }}=5 \mathrm{~mA}$ | 35 | 88 | - |  |
|  |  | $\mathrm{IC}^{\text {c }}=1 \mathrm{~mA}$ | 40 | 90 | - |  |
|  |  | $\mathrm{I}^{\mathrm{C}}=0.1 \mathrm{~mA}$ | 35 | 85 | - |  |
| Base-to-Emitter Voltage | $\mathrm{V}_{\text {CE }}=6 \mathrm{~V}$ | $\mathrm{IC}_{\mathrm{C}}=5 \mathrm{~mA}$ | 0.71 | 0.81 | 0.91 | v |
|  |  | $\mathrm{IC}_{\mathrm{C}}=1 \mathrm{~mA}$ | 0.66 | 0.76 | 0.86 |  |
|  |  | IC $=0.1 \mathrm{~mA}$ | 0.60 | 0.70 | 0.80 |  |
| Collector-to-Emitter Saturation Voltage | $\mathrm{IC}=10 \mathrm{~mA}, \mathrm{IB}=1 \mathrm{~mA}$ |  | - | 0.26 | 0.50 | v |
| Magnitude of Difference in $V_{B E}$ | $\mathrm{O}_{1} \& \mathrm{O}_{2}$ Matched |  | - | 0.5 | 5 | mV |
| Magnitude of Difference in 1 B | $V_{C E}=6 \mathrm{~V}, \mathrm{IC}=1 \mathrm{~mA}$ |  | - | 0.2 | 3 | $\mu \mathrm{A}$ |

*When used as a zener for reference voltage, the device must not be subjected to more than 0.1 millijoule of energy from any possible capacitance or electrostatic discharge in order to prevent degradation of the junction. Maximum operating zener current should be less than 10 mA .

DYNAMIC CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$

| CHARACTERISTICS | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| 1/F Noise Figure | $\mathrm{f}=100 \mathrm{kHz}, \mathrm{R}_{\mathrm{S}}=500 \Omega, \mathrm{IC}=1 \mathrm{~mA}$ | - | 1.8 | - | dB |
| Gain-Bandwidth Product | $\mathrm{V}_{\mathrm{CE}}=6 \mathrm{~V}, \mathrm{IC}=5 \mathrm{~mA}$ | - | 1.15 | - | GHz |
| Collector-to-Base Capacitance | $V_{C B}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | - | See | - | pF |
| Collector-to-Substrate Capacitance | $\mathrm{V}_{\mathrm{Cl}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | - | Fig. | - | pF |
| Emitter-to-Base Capacitance | $\mathrm{V}_{\mathrm{BE}}=4 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | - | 5 | - | pF |
| Voltage Gain | $\begin{aligned} & V_{C E}=6 \mathrm{~V}, \mathrm{f}=10 \mathrm{MHz} \\ & R_{L}=1 \mathrm{k} \Omega, \mathrm{IC}=1 \mathrm{~mA} \end{aligned}$ | - | 28 | - | dB |
| Power Gain | Cascode Configuration$\begin{aligned} & f=100 \mathrm{MHz}, \mathrm{~V}^{+}=12 \mathrm{~V} \\ & \mathrm{IC}=1 \mathrm{~mA} \end{aligned}$ | 27 | 30 | - | dB |
| Noise Figure |  | - | 3.5 | - | dB |
| Input Resistance | Common-Emitter Configuration$\begin{aligned} & \mathrm{VCE}=6 \mathrm{~V} \\ & \mathrm{I} C=1 \mathrm{~mA} \\ & \mathrm{f}=200 \mathrm{MHz} \end{aligned}$ | - | 400 | - | $\Omega$ |
| Output Resistance |  | - | 4.6 | - | $\mathrm{k} \Omega$ |
| Input Capacitance |  | - | 3.7 | - | pF |
| Output Capacitance |  | - | 2 | - | pF |
| Magnitude of Forward Transadmittance |  | - | 24 | - | mmho |

## Linear Integrated Circuits

## CA3127E



COLLECTOR CURFENT (IC) MA
Fig. 2-1/f noise figure as a function of collector current at $R_{\text {SOURCE }}=500 \Omega$.


Fig. 4 - Gain-bandwidth product as a function of collector current.


Fig. 6(a) - Capacitance as a function of bias voltage for $Q_{2}$


Fig. 7 - Voltage gain as a function of frequency at $R_{L}=100 \mathrm{~s}$.


Fig. 3-1/f noise figure as a function of collector current at RSOURCE $=1 \mathrm{k} \Omega$.


Fig. 5 - Base-to-emitter voltage as a function of collector current.

| Transistor | Capacitanca (pF) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{C}_{\mathrm{CB}}$ |  | ${ }^{\text {c }}$ ce |  | $\mathrm{C}_{\text {EB }}$ |  | $\mathrm{c}_{\mathrm{c}}$ |  |
|  | Pkg. | Total | Pkg. | Total | Pkg. | Total | Pkg. | Total |
| $\begin{gathered} \text { Bias } \\ \text { Voltage } \\ \hline \end{gathered}$ | - | 6 V | - | 6 V | - | 4 V | - | 6 V |
| 01 | 0025 | 0190 | 0090 | 0125 | 0365 | 0610 | 0.475 | 165 |
| Q2 | 0015 | 0170 | 0225 | 0.265 | 0130 | 0360 | 0085 | 135 |
| 03 | 0040 | 0200 | 0215 | O 240, | 0360 | 0625 | 0210 | 140 |
| 04 | 0040 | 0190 | 0225 | 0270 | 0365 | 0610 | 0.085 | 125 |
| 05 | 0.010 | 0.165 | 0.095 | 0115 | 0140 | 0365 | 0090 | 135 |

Fig. $6(b)$ - Typical capacitance values at $f=1 \mathrm{MHz}$. Three terminal measurement. Guard all terminals except those under test


Fig. 8 - Voltage gain as a function of frequency at $R_{L}=1 \mathrm{k} \Omega$.


Fig. 9 - DC forward-current transfer ratio as a function of collector current.


Fig. 11 - Input admittance $\left(Y_{11}\right)$ as a function of collector current.


Fig. 13 - Output admittance ( $\mathrm{Y}_{22}$ ) as a function of collector current.


Fig. 15 - Forward transadmittance $\left(Y_{21}\right)$ as a function of frequency.


Fig. 10 - Input admittance $\left(Y_{11}\right)$ as a function of frequency.


Fig. 12 - Output admittance $\left(Y_{22}\right)$ as a function of frequency.


Fig. 14 - Forward transadmittance $\left(Y_{21}\right)$ as a function of collector current.


Fig. 16 - Reverse transadmittance ( $Y_{12}$ ) as a function of collector current.

## Linear Integrated Circuits

CA3127E


Fig. 17 - Reverse transadmittance ( $Y_{12}$ ) as a function of frequency.


Fig. 18 - Voltage-gain test circuit using currentmirror biasing for $Q_{2}$.


This circuit was chosen because it conveniently represents a close approximation in performance to a properly unilateralized single transistor of this type. The use of 03 in a current-mirror configuration facilitates simplified biasing. The use of the cascode circuit in no way implies that the transistors cannot be used individually

Fig. 19 - 100-MHz power-gain and noise-figure test circuit.


Fig. 20 - Block diagrams of power-gain and noise-figure test set-ups.

## Arrays

CA3128Q


## TV Chroma Processor for PAL Systems

## Features:

- Phase-locked subcarrier regeneration utilizes sample-and-hold techniques in the automatic frequency phase control [AFPC] servo loop
- Automatic chrominance control [ACC]/killer detector employs sample-and-hold techniques
- Supplementary ACC with an overload detector to prevent oversaturation of the picture tube
- Sinuṣoidal subcarrier output
- Keyed chroma output
- Emitter-follower buffered outputs for low output impedance
- Linear de saturation control
- PAL indentification output
- Only the initial crystal filter tuning is required . . . no killer and ACC adjustments required at any time
- Few external components required
- Compensation for temperature and supply variations
- All terminals protected against short circuits

The RCA-CA3128Q is a monolithic silicon integrated circuit designed primarily for PAL chroma processing applications in color TV receivers. For a circuit description of the

CA3128Q and an explanation of this device in PAL systems, refer to "A New Chroma Processing IC Using Sample-andHold Techniques" by L.A. Harwood (ST6144).
MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$
DC SUPPLY VOLTAGE (Between Terms. 12 and 15) ..... 13.2 V
DC VOLTAGE (Term. 9):
Positive Value ..... $+3 \mathrm{~V}$
Negative Value ..... $-5 \mathrm{~V}$
DEVICE DISSIPATION:
Up to $T_{A}=55^{\circ} \mathrm{C}$ ..... 750 mW ..... derate linearly at $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Above $T_{A}=55^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating ..... 40 to $+85^{\circ} \mathrm{C}$
Storage ..... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At a distance not less than $1 / 32^{\prime \prime}(0.79 \mathrm{~mm})$ from case for 10 seconds max. ..... $+265^{\circ} \mathrm{C}$
TYPICAL STATIC CHARACTERISTICS at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ :
DC Supply Current ( $l_{12}$ ) with $V_{12}=11.2 \mathrm{~V}$ dc. ..... 25 mA
TYPICAL DYNAMIC CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$ with a Burst-to-Chroma Ratlo of 46.5\%:
$100 \%$ Chroma Output Voltage at $\mathrm{V}_{(1 \mathrm{p}-\mathrm{p})}=0.5 \mathrm{~V}$ ..... $3.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$
Oscillator-Level Output Voltage ..... $1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$
Killer Threshold Input Voltage. ..... $0.018 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$
Pull-in Frequency ..... 500 Hz
PAL Identification Output Voltage ..... $1 \mathrm{Vp-p}$

## Linear Integrated Circuits

CA3128Q


Fig. 1 - Block diagram of CA3128Q TV Chroma Processor.


# High-Current, High-Beta N-P-N Transistor Arrays 

For Industrial, Commercial, and Military Applications
Four Isolated Discrete Sealed-Junction High-Current N-P-N Transistors
Features:

- High Current -1 A
- High Beta - 95 min . at $\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CE}}=5 \mathrm{~V}$
- Low $\mathrm{V}_{C E}(S A T)-0.4 \mathrm{~V}$ max. at $\mathrm{I}_{\mathrm{C}}=500 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=12.5 \mathrm{~mA}$
- Silicon Nitride Passivated
- Platinum Silicide Ohmic Contacts

The RCA-CA3138 and CA3138A are highcurrent n-p-n transistor arrays containing four isolated (discrete) sealed-junction highcurrent n-p-n transistors. They are intended for high-current, high-speed switching and driver applications.
The CA3138A has all the features and characteristics of the CA3138 but is intended for applications requiring premium grade specifications -- higher rating for $V_{\text {CBO }}$ of 25 volts and limits established for ${ }^{\prime}$ CEO, $I_{\text {EBO }}$, and $h_{\text {FE }}$ at 10 mA .
The CA3138 and CA3138A are supplied in a 14-lead dual-in-line plastic package and operate over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


Fig. 1 - Terminal diagram (top view).

## Applications:

- High-Current LED Driver
- Relay and Solenoid Driver
- Lamp Driver

MAXIMUM RATINGS, Absolute-Maximum Values:

| COLLECTOR-TO-EMITTER |  |  |
| :---: | :---: | :---: |
| VOLTAGE | 15 | V |
| With Base Open ( $\mathrm{V}_{\text {CEO }}$ ) |  |  |
| COLLECTOR-TO-BASE |  |  |
| VOLTAGE |  |  |
| With Emitter Open ( $\mathrm{V}_{\mathrm{CBO}}$ ) |  |  |
| CA3138 | 20 | $v$ |
| CA3138A | 25 | v |
| EMITTER-TO-BASE |  |  |
| VOLTAGE | 5 | $v$ |
| With Collector Open ( $\mathrm{V}_{\text {EBO }}$ ) |  |  |
| COLLECTOR CURRENT ( ${ }^{\text {c }}$ ) | 1 | A |
| POWER DISSIPATION ( $\mathrm{P}_{\mathrm{D}}$ ) |  |  |
| For Each Transistor | 1 | W |
| Total Package | 2 | W |
| At $\mathrm{T}_{\mathrm{A}}$ above $25^{\circ} \mathrm{C}$ derate linearly . . . . . . . . | 20 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| AMBIENT TEMPERATURE |  |  |
| RANGE |  |  |
| Operating . . . . . . . . . . . . -55 to +125 |  |  |
| Storage . . . . . . . . . . . . -65 to +150 |  |  |
| LEAD TEMPERATURE |  |  |
|  |  |  |
| At distance $1 / 16 \pm 1 / 32$ inch |  |  |
| $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 seconds max. . . . . | 265 | ${ }^{\circ} \mathrm{C}$ |

## Linear Integrated Circuits

CA3138E, CA3138AE
ELECTRICAL CHARACTERISTICS at T $_{A}=25^{\circ} \mathrm{C}$

| Characteristic |  | Test Conditions | LIMITS |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA3138 | CA3138A |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Collector-to-Emitter Sustaining Voltage, $V_{\text {CEO }}{ }^{(s u s) *}$ |  |  | ${ }^{1} \mathrm{C}=1 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=0$ | 15 | 20 | - | 15 | 20 | - | V |
| Collector-to-Emitter Breakdown Voltage, $V_{\text {(BR)CES }}$ |  |  | ${ }^{\prime} \mathrm{C}=10 \mu \mathrm{~A}$ | 20 | 55 | - | 25 | 60 | - | V |
| Collector-to-Base Breakdown Voltage, $V_{(B R) C B O}$ |  | ${ }^{\prime} \mathrm{C}=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{E}}=0$ | 20 | 55 | - | 25 | 60 | - | V |
| Emitter-to-Base Breakdown <br> Voltage, $V_{(B R) E B O}$ |  | ${ }^{\prime} E=10 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{C}}=0$ | 5 | 7.2 | - | 5 | 7.2 | - | V |
| Base-to-Emitter Saturation Voltage, $\mathrm{V}_{\mathrm{BE}}$ (sat)* |  | ${ }^{1} \mathrm{C}=500 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=12.5 \mathrm{~mA}$ | 0.7 | 0.81 | 1.1 | 0.7 | 0.81 | 1.1 | V |
| Collector-to-Emitter Saturation Voltage, $\mathrm{V}_{\mathrm{CE}}(\text { sat })^{*}$ |  | ${ }^{\prime} \mathrm{C}=500 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=12.5 \mathrm{~mA}$ | - | 0.26 | 0.4 | - | 0.26 | 0.4 | V |
| Collector-Cutoff Current | ${ }^{1} \mathrm{CBO}$ | $\mathrm{V}_{\mathrm{CB}}=15 \mathrm{~V}$ | - | 0.03 | 1 | - | 0.02 | 0.1 | $\mu \mathrm{A}$ |
|  | ${ }^{\text {I CEO }}$ | $\mathrm{V}_{\text {CE }}=10 \mathrm{~V}$ | - | 0.5 | - | - | 0.3 | 1.0 |  |
|  | ${ }^{\text {I EBO }}$ | $V_{E B}=4 \mathrm{~V}$ | - | 0.01 | -- | - | 0.01 | 0.1 |  |
| Static Forward-Current Transfer Ratio (Beta), $h_{F E}$ * |  | ${ }^{1} \mathrm{C}=10 \mathrm{~mA}, \mathrm{~V}_{C E}=5 \mathrm{~V}$ | - | - | -- | 35 | 140 | - |  |
|  |  | ${ }^{1} \mathrm{C}=100 \mathrm{~mA}, \mathrm{~V}_{\text {CE }}=5 \mathrm{~V}$ | 80 | 160 | 450 | 80 | 160 | 450 |  |
|  |  | ${ }^{\prime} \mathrm{C}=500 \mathrm{~mA}, \mathrm{~V}_{C E}=5 \mathrm{~V}$ | 95 | 170 | 500 | 95 | 170 | 500 |  |
|  |  | $\mathrm{I}_{\mathrm{C}}=1 \mathrm{~A}, \mathrm{~V}_{\text {CE }}=5 \mathrm{~V}$ | 40 | 170 | -- | 40 | 170 | - |  |
| Small-Signal Forward Current Transfer Ratio, $\mathrm{h}_{\mathrm{fe}}$ |  | $\begin{aligned} { }^{\mathrm{I}} \mathrm{C} & =50 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CE}}=10 \mathrm{~V}, \\ \mathrm{f} & =100 \mathrm{MHz} \end{aligned}$ | 2 | - | -- | 2 | - | - |  |
| Collector-to-Base Capacitance, $\mathrm{C}_{\mathrm{CB}}$ |  | $\mathrm{V}_{\mathrm{CB}}=10 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0$ | - | 18 | -- | - | 18 | - | pF |
| Emitter-to-Base Capacitance, $\mathrm{C}_{\text {EB }}$ |  | $V_{E B}=0.5 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=0$ | - | 77 | - | - | 77 | - | pF |
| Rise Time (See Test Ckt. Fig. 6), $\mathrm{t}_{\mathrm{r}}$ |  | ${ }^{\prime} \mathrm{C}=570 \mathrm{~mA}$$I_{B 1}=30 \mathrm{~mA}$ | - | 6 | - | - | 6 | - | ns |
| Fall Time (See Test Ckt. <br> Fig. 61, $\mathrm{t}_{\mathrm{f}}$ |  |  | - | 100 | - | - | 100 | - | ns |
| Delay Time (See Test Ckt. Fig. 6), $\mathrm{t}_{\mathrm{d}}$ |  | $I_{B 2}=0$ | - | 7.5 | - | - | 7.5 | - | ns |
| Storage Time (See Test Ckt. Fig. 6), $\mathrm{t}_{\mathrm{s}}$ |  |  | - | 850 | - | - | 850 | - | ns |

*Pulse Conditions: width $=300 \mu \mathrm{~s}$; duty cycle $=1 \%$


Fig. 6 - Switching time test circuit and waveforms

## Linear Integrated Circuits

## CA3227E, CA3246E



# High-Frequency N-P-N Transistor Arrays 

## For Low-Power Applications at Frequencies up to 1.5 GHz

 Features:- Gain-bandwidth product (fT)>3 GHz
- Five transistors on a common substrate

Appllcatlons:

- VHF amplifiers
- VHF mixers
- Multifunction combinations - RF/mixer/oscillator
- IF converter
- IF amplifiers
- Sense amplifiers - Synchronous detectors
- Synthesizers
- Cascade amplifiers

The RCA-CA3227E and CA3246E* consist of five generalpurpose silicon n-p-n transistors on a common monolithic substrate. Each of the transistors exhibits a value of $f \mathrm{~T}$ in excess of 3 GHz , making them useful from dc to 1.5 GHz . The monolithic construction of these devices provides close electrical and thermal matching of the five transistors.

The CA3227E is supplied in a 16 -lead dual-in-line plastic package and the CA3246E is supplied in a 14 -lead dual-inline plastic package.
*Formerly RCA Developmental Nos. TA10854 and TA10855, respectively.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :
POWER DISSIPATION, PD:
$\qquad$Total Package:
For $T_{A}$ up to $75^{\circ} \mathrm{C}$ ..... 425 mW
For $\mathrm{T}_{A}>75^{\circ} \mathrm{C}$ Derate Linearly at ..... $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating ..... -55 to $+125^{\circ} \mathrm{C}$
Storage -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING)
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max ..... $+265^{\circ} \mathrm{C}$
The following ratings apply for each transistor in the device.
Collector-to-Emitter Voltage, VCEO ..... 8 V
Collector-to-Base Voltage, $\mathrm{V}_{\mathrm{CBO}}$ ..... 12 V
Collector-to-Substrate Voltage, $\mathrm{V}_{\mathrm{CIO}}{ }^{\S}$ ..... 20 V
Collector Current, IC ..... 20 mA

[^33]STATIC ELECTRICAL CHARACTERISTICS al $\mathrm{TA}_{\mathbf{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| For Each Translator: |  |  |  |  |  |  |  |
| Collector-to-Base Breakdown Voltage | $V$ (BR)CBO | $I_{C}=10 \mu \mathrm{~A}, \mathrm{IE}_{\mathrm{E}}=0$ |  | 12 | 20 | - | V |
| Collector-to-Emitter Breakdown Voltage | $V$ (BR)CEO | $I_{C}=1 \mathrm{~mA}, I_{B}=0$ |  | 8 | 10 | - | V |
| Collector-to-Substrate Breakdown Voltage | $V_{\text {(BR)CIO }}$ | $\begin{gathered} I_{C 1}=10 \mu A, I_{B}=0, \\ I_{E}=0 \end{gathered}$ |  | 20 | - | - | V |
| Emitter-Cutoff-Current ${ }^{\circ}$ | IEBO | $\mathrm{V}_{\mathrm{EB}}=4.5 \mathrm{~V}, \mathrm{IC}=0$ |  | - | - | 10 | $\mu \mathrm{A}$ |
| Collector-Cutoff-Current | ICEO | $\mathrm{V}_{C E}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{B}}=0$ |  | - | - | 1 | $\mu \mathrm{A}$ |
| Collector-Cutoff-Current | ICBO | $\mathrm{V}_{C B}=8 \mathrm{~V}, \mathrm{IE}=0$ |  | - | - | 100 | nA |
| DC Forward-Current Transfer Ratio | hFE | $V_{C E}=6 \mathrm{~V}$ | IC $=10 \mathrm{~mA}$ | - | 110 | - |  |
|  |  |  | $I^{\prime}=1 \mathrm{~mA}$ | 40 | 150 | - |  |
|  |  |  | $\mathrm{I}^{\mathrm{C}}=0.1 \mathrm{~mA}$ | - | 150 | - |  |
| Base-to-Emitter Voltage | $V_{B E}$ | $\mathrm{V}_{\text {CE }}=6 \mathrm{~V}$ | $\mathrm{I}^{\prime}=1 \mathrm{~mA}$ | 0.62 | 0.71 | 0.82 | V |
| Collector-to-Emitter Saturation Voltage | $V_{\text {ce( }}$ (sat) | $1 \mathrm{C}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA}$ |  | - | 0.13 | 0.50 | V |
| $\begin{array}{\|l\|} \hline \text { Base-to-Emitter } \\ \text { Saturation Voltage } \\ \hline \end{array}$ | $V_{B E}$ (sat) | ${ }^{\prime} \mathrm{C}=10 \mathrm{~mA}, \mathrm{I}_{\mathrm{B}}=1 \mathrm{~mA}$ |  | 0.74 | - | 0.94 | V |

- On small-geometry, high-frequency transistors, it is very good practice never to take the Emitter Base Junction into reverse breakdown. To do so may permanently degrade the hFE. Hence, the use of IEBO rather than $V_{(B R) E B O}$. These devices are also susceptible to damage by electrostatic discharge and transients in the circuits in which they are used. Moreover, CMOS handling procedures should be employed.


TOP VIEW
92CS-30424
Fig. 1-Schematic diagram of CA3227E.


Fig. 2 - Schematic diagram of CA3246E.

## Linear Integrated Circuits

CA3227E, CA3246E
DYNAMIC ELECTRICAL CHARACTERISTICS at T $_{\mathbf{A}}=\mathbf{2 5} 5^{\circ} \mathrm{C}, \mathbf{2 0 0} \mathbf{~ M H z}$, Common Emitter
Typlcal Values Intended Only for Design Guldance


## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{C C}-V_{E E}$ to exceed the absolute maximum rating.

## CA3600E



## COS/MOS Transistor Array

## For Linear Circuit Applications

Applications:

- High input impedance, general-purpose amplifiers
- Pre-amplifiers
- Differential amplifiers
- Op-amps and comparators
- Constant-current sources and current mirrors
- Micropower amplifiers and oscillators
- Control of lamps, LED's, relays, and thyristors
- Timers
- Choppers
- Mixers


## RCA-CA3600E is an array of COmplementary-Symmetry MOS

Field-Effect Transistors* on a monolithic silicon substrate. It is comprised of three $n$-channel and three $p$-channel enhancementtype MOS transistors arrayed as shown in Fig. 1, and specified and tested for linear circuit operation. These transistors are uniquely suitable for service in complementary-symmetry circuits at supply voltages in the range of 3 to 15 volts and are useful at frequencies up to 5 MHz (untuned). Each transistor in the CA3600E can conduct currents up to 10 mA . This device is supplied in the 14 -lead dual-in-line plastic package.

## Formerly RCA Dev. No. TA6368.

* The theory and construction of COS/MOS transistors are described in the "RCA COS/MOS Integrated Circuits Manual," RCA Solid State Division Technical Series Publication No. CMS-271.


Fig. 1 - Schematic diagram for CA3600E COS/MOS transistor array. (See Fig. 34 for internal gate-and-channel-protection circuits)

## Features:

- High input resistance . . . . . . $100 \mathrm{G} \Omega$ (typ.)
- Low gate-terminal current . . . . 10 pA (typ.)
- Matched p -channel pair:

Gate-voltage differential ( $\left.I_{D}=-\mathbf{1 0 0} \mu \mathrm{A}\right) \pm \mathbf{2 0} \mathrm{mV}$ (max.)

- No "Popcorn" (burst) noise
- Stable transfer characteristics over an
operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ when operated in complementary circuit configuration at supply voltages in the 5 to 15 volt range (see Fig. 14)
- Integrated integral gate-protection system (see Fig. 34)
- High voltage gain (see Fig. 11) . . . up to 53 dB (typ.) per COS/MOS stage
- Individual MOS transistors have square-law characteristics, superior cross-modulation performance, and greater dynamic range than bipolar transistors

1. Drain terminal, p-channel of pair no. 2
2. Source terminal, p-channel of pair no. 2
3. Common gate terminal of pair no. 2
4. Source terminal, n-channel of pair no. 2 .
5. Drain terminal, n.channel of pair no. 2
6. Common gate terminal of pair no. 1
7. Source terminal, n-channel of pair no. 1 and substrate connection for all n-channel transistors $\cdots V_{\text {SS }}$ terminal
8. Drain terminal, n-channel of pair no. 1
9. Source terminal, n.channel of pair no. 3
10. Common gate terminal of pair no. 3
11. Source terminat, p-channel of pair no. 3
12. Common drain terminal of pair no. 3
13. Drain terminal, p.channel of pair no. 1
14. Source terminal, p-channel of pair no. 1 and substrate connection for all $p$-channel transistors $\cdots V_{D D}$ terminal

Terminal Identification for Fig. 1.

## Linear Integrated Circuits

## CA3600E

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$
DISSIPATION
Any one transistor at $T_{A}$ up to $55^{\circ} \mathrm{C}$ ..... 150 mW
Total package at $T_{A}$ up to $55^{\circ} \mathrm{C}$ ..... 750 mWAbove $\mathrm{T}_{A}=55^{\circ} \mathrm{C}$derate linearly $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating-55 to $+125^{\circ} \mathrm{C}$
Storage ..... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering)At distance not less than $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 s max. ..... $265^{\circ} \mathrm{C}$
The Following Ratings Apply for Each Transistor in the Device:
DRAIN-TO-SOURCE VOLTAGE, $\mathrm{V}_{\text {DS }}$ :
n-channel ..... $+15 \mathrm{~V}$
p-channel ..... $-15 \mathrm{~V}$
DRAIN-TO-GATE VOLTAGE, $\mathrm{V}_{\mathrm{DG}}$ : n-channel ..... $+15 \mathrm{~V}$
p-channel ..... -15 V
SOURCE-TO-SUBSTRATE VOLTAGE, $V_{S B}$ :
n-channel ..... $+15 \mathrm{~V}$
p-channel ..... $-15 \mathrm{~V}$
GATE-TO-SOURCE VOLTAGE, $\mathrm{V}_{\mathrm{GS}}$ :
p -channel transistors ( $\mathrm{p}_{1}, \mathrm{p}_{2}, \mathrm{p}_{3}$ ). $0 \mathrm{~V}(\min ),.-\mathrm{V}_{\mathrm{D}}($ max. $)$
$n$-channel transistors ( $n_{1}, n_{2}, n_{3}$ ). $0 \mathrm{~V}($ min. $),+\mathrm{V}_{\mathrm{D}}$ (max.)
COS/MOS transistor-pairs ( $\left.p_{1} \cdot n_{1}, p_{2}-n_{2}, p_{3}-n_{3}\right)$. $0 V($ min. $),+V_{D D}(\max$.
DRAIN CURRENT, |ID| ..... 10 mA
GATE CURRENT, |IG| ..... $100 \mu \mathrm{~A}$
The Following Rating Applies for Each COS/MOS Transistor-Pair in the Device:
DC SUPPLY VOLTAGE $\left(V_{D D}-V_{S S}\right)$ ..... $+15 \mathrm{~V}$

## Rules for Maintaining Electrical Isolation Between Transistors and Monolithic Substrate

Terminal No. 14 must be maintained at the most positive potential (or equally positive potential) with respect to any other terminal in the CA3600E.

Terminal No. 7 must be maintained at the most negative potential (or equally negative potential) with respect to any other - terminal in the CA3600E.

Violation of these rules will result in improper transistor operation, circuit "latching," and/or possible permanent damage to the CA3600E.

Note: Users should observe the "Considerations in Handling CA3600E Devices", discussed on page 13.

ELECTRICAL CHARACTERISTICS, At $T_{A}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS | TYPICAL CURVE OR CIRCUIT FIG. NO. | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| For Each p Channel MOS Transistor |  |  |  |  |  |  |  |
| Drain Current | ${ }^{1} \mathrm{D}$ | $V_{\text {DS }} \quad 10 \mathrm{~V}, \mathrm{~V}_{\text {GS }}=36 \mathrm{~V}$ | 2,3,4 | 05 | -1.1 | 20 | mA |
| Gate-to-Source Threshold Voltage | $\mathrm{V}_{\mathrm{GS}(\mathrm{th})}$ | ${ }^{1} \mathrm{D}=-10 \mu \mathrm{~A}$ |  |  | $-1.75$ | - | $\checkmark$ |
| Gate-to-Source Voltage Differential ( $p_{1}$ vs. $p_{2}$ ) | $\left\|V_{G S 1}-V_{G S 2}\right\|$ | ${ }^{\prime} \mathrm{D}=-100 \mu \mathrm{~A}, \mathrm{~V}_{\text {DS }} \quad 10 \mathrm{~V}$ | 5 |  | $\pm 4$ | $\pm 20$ | $m \mathrm{~V}$ |
| Forward Transconductance | $\mathrm{g}_{\mathrm{fs}}$ | $\mathrm{I}_{\mathrm{D}}=1 \mathrm{~mA}, \mathrm{f}-1 \mathrm{kHz}$ | 6 | - | 920 | - | umho |
| Low-Frequency Noise Voltage | ${ }^{\mathrm{N}} \mathrm{N}$ | ${ }^{1} \mathrm{D}$. $1 \mathrm{~mA}, \mathrm{f}-1 \mathrm{kHz}, \mathrm{R}_{5} \cdot 0!!$ | 7 |  | 0.03 |  | $\mu \vee \sqrt{H z}$ |
| Low-Frequency Noise Current | N | ${ }^{1} \mathrm{D}=-1 \mathrm{~mA}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{s}}=1 \mathrm{M} \Omega$ | 7 | - | 02 | . | pA $\sqrt{\mathrm{Hz}}$ |
| Current-Mirror Transfer Ratıo ( $\mathrm{p}_{1} / \mathrm{p}_{2}$ ) | ${ }^{\prime} \mathrm{MTR}$ | $1_{1}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {DS }}=10 \mathrm{~V}$ | 30 | 07 | 11 | 15 | - |
| Gate-Terminal Current | ${ }^{1}$ GT | $\mathrm{V}_{\mathrm{DS}}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=-3.5 \mathrm{~V}$ | - | - | 10015 | -40 | nA |
| Input Capacitance | $\mathrm{C}_{1}$ | $\ldots$ | - | - | 63 | - | pF |
| Output Capacitance | $\mathrm{C}_{\mathrm{O}}$ | - | - | . | 3 | - | pF |
| Input-to Output Capacitance | $\mathrm{C}_{1-\mathrm{O}}$ | - | - | - | 0.75 | - | pF |
| For Each n-Channel MOS Transistor |  |  |  |  |  |  |  |
| Drain Current | ${ }^{1}$ | $\mathrm{V}_{\mathrm{DS}^{-+10}} \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}^{-}+3.6 \mathrm{~V}}$ | 2,3,4 | 04 | 09 | 1.6 | mA |
| Gate-to-Source Threshold Voltage | $V_{\text {GS (th) }}$ | ${ }^{1} \mathrm{D}{ }^{ \pm} 10 \mu \mathrm{~A}$ | - |  | 15 | - | V |
| Gate-to-Source Voltage Differential ( $n_{1}$ vs $n_{2}$ ) | $\left\|\mathrm{V}_{\mathrm{GS} 1} \mathrm{~V}_{\mathrm{GS} 21}\right\|$ | ${ }^{1} \mathrm{D}=100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DS}}=+10 \mathrm{~V}$ | 5 |  | $\pm 30$ | $\cdots$ | mV |
| Forward Transconductance | $\mathrm{g}_{\mathrm{fS}}$ | ${ }^{\prime} D^{=1} \mathrm{~mA}, \mathrm{f}=1 \mathrm{kHz}$ | 6 | - | 860 | - | umho |
| Low-Frequency Norse Voltage | ${ }^{\text {e }}$ | ${ }^{\prime} \mathrm{D}=1 \mathrm{~mA}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{P}_{\mathrm{s}}=0 \mathrm{~S}$ ! | 7 | - | 0.2 | - | $\mu \mathrm{V} \sqrt{\mathrm{Hz}}$ |
| Low-Frequency Noise Current | 'N | ${ }^{\prime} D^{=1 \mathrm{~mA}, f-1 \mathrm{kHz}, R_{s}=1 \mathrm{MS} \text {, }}$ | 7 | - | 0.3 | - | pA $\sqrt{H z}$ |
| Current-Mirror <br> Transfer Ratıo ( $\mathrm{n}_{1} / \mathrm{n}_{2}$ ) | ${ }^{\prime} \mathrm{MTR}$ | $1_{1}=100 \mu \mathrm{~A}, \mathrm{~V}_{\text {DS }}=+10 \mathrm{~V}$ | 29 | 07 | 13 | 2.0 | - |
| Gate-Termınal Current | ${ }^{\prime} \mathrm{GT}$ | $\mathrm{V}_{\mathrm{DS}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{GS}}=+3.7 \mathrm{~V}$ | - | - | $\pm 0.01$ | +40 | nA |
| Input Capacıtance | $C_{1}$ | - | - |  | 5.5 | - | pF. |
| Output Capacitance | $\mathrm{C}_{0}$ |  |  | - | 2.0 | - | pF |
| Input-to-Output Capacitance | $\mathrm{Cl}_{1-\mathrm{O}}$ | - | -- | - | 0.35 | - | pF |
| For Each COS/MOS Transistor Pair |  |  |  |  |  |  |  |
| Drain Current | ${ }^{1} \mathrm{DD}$ | $\mathrm{V}_{\mathrm{DD}}{ }^{+10} \mathrm{~V}$ | 9.10 | 1.0 | 2.2 | 4.0 | mA |
| Drain-to-Source Cutoff Current | ${ }^{\prime}$ DD (off) | $\begin{gathered} V_{\mathrm{DD}^{-+1}} \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ \text { Gate } \mathrm{Voltage}\left(\mathrm{~V}_{\mathrm{G}}\right)=+10 \mathrm{~V} \text { or } 0 \mathrm{~V} \\ \hline \end{gathered}$ | 8 | $\because$ | 0.5 | 100 | nA |
| DC Output Voltage | $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{V}_{\text {DD }}=+10 \mathrm{~V}$ | 10 | 4.2 | 5.0 | 5.8. | $\checkmark$ |
| Forward Transconductance | $9_{\text {fs }}$ |  | 6 | - | 2300 | - | $\mu \mathrm{m}$ ho |
| Slew Rate (Open-Loop) | SR | $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}$ | 10 | - | 95 | - | V $\mu 5$ |
| Amplifier Voltage Gain | ${ }^{\text {AOL }}$ |  | 10,11 | -- | 32 |  | (1B |
| Gate-Terminal Current | ${ }^{1} \mathrm{GT}$ | $V_{D D}=+10 \mathrm{~V}$ | 10 | - | $\pm 0.005$ | $\pm 20$ | $1{ }^{1}$ |
| Broadband Output Noise Voltage | $\mathrm{E}_{\mathrm{ON}}$ | $V_{D D}=+10 \vee, R_{b}=22 \mathrm{M} \Omega, \mathrm{R}_{\mathrm{s}}=10 \mathrm{ks} 2$ | 10.11 | - | 500 |  | ${ }^{.} \mathrm{V}$ |
| Input Capacitance | $\mathrm{C}_{1}$ | - | - | - | 118 |  | DF |
| Output Capacitance | $\mathrm{C}_{\mathrm{O}}$ | - | - |  | 50 |  | " ${ }^{\text {F }}$ |
| Input-to-Output Capacitance | $\mathrm{Cl}_{1.0}$ | - | , |  | 1.1 |  | pt |

## Linear Integrated Circuits

## CA3600E

TYPICAL CHARACTERISTICS CURVES


Fig. 2-Drain current vs. gate-to-source voltage.


Fig. 4- Drain current vs. ambient temperature.


Fig. 6- Forward transconductance vs. drain current


Fig. 3- Drain current vs. drain-to-source voltage.


92CS-21544
Fig. 5-Gate-to-source voltage differential vs. drain current.


Fig. 7-Noise voltage and noise current vs. operating frequency.


Fig. 8-- Drain-to-source cutoff current vs. ambient temperature.

## APPLICATIONS

## The Basic COS/MOS Linear Amplifier

P-n-p and n-p.n bipolar transistors have been used for many years in the design of so-called "true-complementary" linear amplifier circuits ${ }^{1}$. Since mutually compatible p-channel and n-channel MOS/FET devices were not generally avalable, "true-complementary" amplifier circuits using MOS transistors were seldom used. Now, COS/MOS transistor technology 5 has made it possible to supply compatible $p$-channel/n-channe transistors in monolithic IC form such as the CA3600E COS:MOS transistor array shown in Fig. 1.


Fig. 10-COS/MOS transistor pair biased for linear-mode operation.

## A "True-Complementary" Linear Amplifier Using COS/MOS Transistors

Fig. 10 shows the schematic diagram of a single-stage "truecomplementary" linear amplifier using one pair of the complementary MOS transistors in the CA3600E, connected in a common-source circuit. Resistor $R_{b}$ is used to bias the compiementary pair for Class $A$ operation, as described subsequently, and $R_{s}$ represents the source resistance of the


Fig. 9 - Typical $V_{D D}$ vs. IDD characteristics for amplifier circuits of Fig. 10 and Fig. 15.


Fig. 11 - Typical voltage gain vs. frequency characteristics for amplifier circuit of Fig. 10.
signal source. This generic amplifier is suitable for operation with a single or split voltage supply in the range of 3 to 15 volts. Fig. 11 shows voltage gain as a function of "operating frequency at various supply voltages for the single-stage amplifier. This amplifier is capable of producing very high output-swing voltages ( $\mathrm{V}_{\text {out }}$ ), for example, its output voltages can be swung to within several millivolts of either supply-voltage "rail". Fig. 9 shows typical supply voltage ( $V_{D D}$ ) vs. supply current ( ${ }^{\mathrm{DD}}$ ) characteristics for the single-stage amplifier. The curves in Fig. 12 show the normalized amplifier supply current as a function of ambient temperature at various supply voltages. When the amplifier is operating at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$, the supply current changes rapidly as a function of temperature because the MOS transistors are operating in the proximity of their individual gate-source threshold voltages.

## CA3600E



Fig. 12- Normalized amplifier supply current vs. ambient temperature characteristics for amplifier circuit of Fig. 10.

## Voltage-Transfer Characteristics

Fig. 13 illustrates a voltage-transfer characteristic curve of a COS/MOS transistor pair connected in the amplifier circuit of Fig. 10, with a biasing resistor ( $\mathrm{R}_{\mathrm{b}}$ ) connected between the drain and gate terminals $(10,12)$. If the $p$ - and $n$-channel transistors have identical characteristics, their channel resistances are equal, and the biasing method shown establishes a steady-


Fig. 13 - Representation of voltage-transfer characteristics for COS/MOS transistor pair.
state condition such that terminal 12 is at mid-potential between $V_{D D}$ and ground. Thus, with negligibly small gatesource leakage resistances, under zero-signal conditions, the biasing resistor $\left(R_{b}\right)$ establishes gate potential at the mid-point between $V_{D D}$ and ground, i.e., $V_{\text {in }}=V_{\text {out }}$. Under these conditions the amplifier is biased for operation about the mid-point (" 0 ") in the linear segment on the steep transition of the voltage-transfer characteristic as shown in Fig. 13. When the input signal ( $\mathrm{V}_{\text {in }}$ ) swings in the positive direction, there is a reduction in the instantaneous output voltage ( $\mathrm{V}_{\text {out }}$ ) with respect to ground. Negative-going input signals have inverse effects. Thus, phase-inversion oćcurs in the COS/MOSpair amplifier. Power-supply current is constant during dynamic
linear operation, i.e., Class A amplifier service. When the signal input-voltage level ( $\mathrm{V}_{\text {in }}$ ) becomes very large, the output signal ( $V_{\text {out }}$ ) waveforms become distorted because the transistors are driven into the non-linear portions of their voltagetransfer characteristics. If the positive-going input-signal is sufficiently large, for example, the p-channel transistor can be driven to cutoff and the amplifier supply current ( ${ }_{\mathrm{DD}}$ ) is reduced to essentially zero.

Fig. 14 shows typical voltage-transfer characteristics of each COS/MOS pair in the CA3600E at several values of $V_{D D}$. The shape of these transfer characteristics is comparatively constant despite temperature changes from -55 to $+125^{\circ} \mathrm{C}$.

The biasing arrangement used in the circuit of Fig. 10 provides an easy method of establishing feedback for ac signals in accordance with the $R_{b} / R_{s}$ ratio. When the feedback of ac signals is not desirable, the circuit of Fig. 15 may be used. The ac bypass capacitor ( $\mathrm{C}_{3}$ ) minimizes ac signal feedback.


Fig. 14-Voltage transfer characteristics for COS/MOS transistor-pair amplifier in Fig. 10.


Fig. 15-Alternate method of biasing COS/MOS transistor-pair for linear-mode operation.

## Cascading Amplifier Stages of COS/MOS Transistor Pairs

Ultra-high-gain amplifiers can be designed by cascading stages of $\operatorname{COS} / \mathrm{MOS}$ transistor pairs as shown in Fig. 16. The biasing system used is similar to that described above in connection with Fig. 10. The supply current for the threestage amplifier shown in Fig. 16 is typically three times the values shown in Fig. 9. Gain and frequency-response characteristics of the amplifier are shown in Fig. 17.


Fig. 16- High-gain amplifier uses cascaded COS/MOS transistor-pair in CA3600E.


Fig. 17- Typical voltage gain vs. operating frequency characteristics for three-stage COS/MOS transistor-pair amplifier in Fig. 16.

## Post-Amplifiers For Op-Amps

COS/MOS transistor-pairs can be advantageously applied as post-amplifiers for op-amps. Because the input impedance of the COS/MOS pair is comparatively high, the op-amp operates under essențially unloaded conditions. Each COS/MOS pair can sink and source output current up to about 10 mA . Additionally, the op-amp output can be directly coupled to bias the COS/MOS pair. A detailed description of the subject has been published previously. ${ }^{2}$
The schematic diagram in Fig. 18 shows a COS/MOS transistorpair serving as a post-amplifier to an RCA-CA3080 Operational Transconductance Amplifier. ${ }^{3}$ The approximate $30-\mathrm{d} 8$ gain in
a single COS/MOS transistor-pair is an added increment to the $100^{\circ} \mathrm{dB}$ gain in the CA3080, yielding a total forward gain of about 130 dB . The open-loop slew rate of the circuit in Fig. 19 is approximately $65 \mathrm{~V} / \mu \mathrm{s}$. When compensated for the unitygain voltage-follower mode shown in Fig. 19, the slew rate is about $1 \mathrm{~V} / \mu \mathrm{s}$. For greater current output, the two remaining transistor paırs of the CA3600E may be connected in parallel with the single stages shown in Figs. 18 and 19.

The use of the two-stage COS/MOS post-amplifier shown in Fig. 20 increases the total open-loop gain of the system to about $160 \mathrm{~dB}(100,000,000 \mathrm{X})$. Open-loop slew rate remains at about $65 \mathrm{~V} / \mu \mathrm{s}$. A slew rate of about $1 \mathrm{~V} / \mu \mathrm{s}$ is maintained with this circuit connected in the unity-gain voltage-follower mode, as shown in Fig. 21. These circuits operate in concert with stability.


Fig. 18-COS/MOS transistor-pair used as post-amplifier to op-amp in open-loop circuit.


Fig. 19- COS/MOS transistor-pair used as post-amplifier to op-amp in unity-gain circuit.

## Linear Integrated Circuits

## CA3600E



Fig. 20-COS/MOS transistor-pairs used as two-stage post-amplifier to op-amp in open-loop circuit.


Fig. 21-Unity-gain amplifier uses COS/MOS transistor-pairs as two-stage post-amplifier to op-amp.

## Multivibrators, Threshold Detectors, and Comparators

Descriptions of several circuits using COS/MOS transistorpairs in both monostable and astable multivibrators have been published. 4,5 The characteristics of $\operatorname{COS} / \mathrm{MOS}$ pairs are also ideal for mating with micropower op-amps in circuits such as the precision multistable circuits shown in Fig. 22. In these circuits precise timing and thresholds are assured by the stable characteristics of the input differential amplifier in the CA3080 Operational Transconductance Amplifier ${ }^{2,3}$ Moreover, speed vs. power consumption tradeoffs can be made by adjustment of the Amplifier-Bias-Current ( ${ }_{\mathrm{ABC}}$ ) supplied to terminal 5 of the CA3080. The quiescent power consumption of the circuits shown in Fig. 22 is typically 6 mW , but can be made to operate in the micropower region by suitable modifications.


Fig. 22- Multistable circuits using COS/MOS transistor-pairs.

The schematic diagram of a programmable micropower comparator, shown in Fig. 23 employs the combination of an op-amp (CA3080A) and COS/MOS transistor-pairs in the CA3600E. Quiescent power consumption of the circuit is about $10 \mu \mathrm{~W}$ (typ.). When the comparator is strobed " $\mathrm{ON}^{\prime}$ ", transistor P1 is driven into conduction and the OTA becomes active. Under these conditions, the circuit consumes $420 \mu \mathrm{~W}$ and responds to a differential-input signal in about $8 \mu \mathrm{~s}$. By suitably biasing the CA3080A, the circuit response time can be decreased to about 150 ns but the power consumption is increased to 21 mW . The differential amplifier input common-mode range for this circuit is -1 V to +10.5 V . Voltage gain of this micropower comparator is typically 130 dB .


32cs-2535
Fig. 23-Programmable micropower comparator.

## Operational Amplifiers

COS/MOS transistor-pairs can be used in conjunction with a bipolar transistor-array IC to build an op-amp as shown in Fig. 24. It is particularly suited for single-supply operation (e.g., mobile and aircraft service). The op-amp is unique in that it is responsive to small-signal ground-referenced inputs and the output stage can easily be driven within 1 mV of ground potential. Its open-loop gain characteristics are shown in Fig. 25; the open-loop slew rate is approximately $30 \mathrm{~V} / \mu \mathrm{s}$.


Fig. 25- Open-loop gain characteristic for op-amp in Fig. 24.
This circuit is ideal for use as a unity-gain voltage-follower and has been described for operation in connection with a 9 -Bit Single-Supply Digital-to-Analog Converter (DAC) using COS/MOS transistors in the resistor-network switches. ${ }^{6}$

The op-amp in Fig. 24 has three stages; its first stage is a differential input circuit using two p-channel transistors $\left(P_{4}, P_{5}\right)$ in a CA3600E. The second stage is an $n-p-n$


Fig. 24- Operational amplifier using COS MOS trans/stor-pairs.

## Linear Integrated Circuits

## CA3600E

transistor $\left(\mathrm{O}_{5}\right)$ and the output stage is a COS/MOS tran-sistor-pair ( $\mathrm{P}_{3}, \mathrm{~N}_{3}$ ) operating in the manner described above. A constant current of about $400 \mu \mathrm{~A}$ is established in the differential input stage by the zener network in the upperleft portion of Fig. 24. The zener network energizes a current mirror comprised of two $p$-channel transistors $\left(\mathrm{P}_{1}, \mathrm{P}_{2}\right)$ to establish constant current flow in the differential amplifier stage $\left(P_{4}, P_{5}\right)$. The drain load for the differential amplifier consists of resistors $R_{1} R_{4}$ and a current mirror $\left(\mathrm{Q}_{3} \mathrm{Q}_{4}\right)$ to optimize conditions for balanced operation of the differential amplifier. The operating theory of current-mirror circuits has been described in reference ${ }^{2}$. Amplifier voltageoffset is nulled with the 10 -kilohm balance potentiometer The second-stage current is established by $R_{5}$, and is selected to approximate the first-stage current level $(400 \mu \mathrm{~A})$, to assure similar positive and negative slew rates. The amplifier is shown driving a 2 -kilohm load, a typical value used with monolithic op-amps. Voltage gain varies inversely with the choice of load resistance.
The amplifier can be compensated with a single capacitor $\left(\mathrm{C}_{1}\right)$, connected as shown by the dotted lines. However, optimum compensation for the unity-gain non-inverting mode is provided by two capacitors: Miller Effect feedback through a $39-\mathrm{pF}$ capacitor $\mathrm{C}_{1}$ (connected as shown), and a $300-\mathrm{pF}$ capacitor connected between terminals 7 and 13 of the CA3046 transistor array to shunt one-half the driving current Fig. 25 shows the open-loop gain characteristics with compensation for unity-gain operation. When the amplifier is operated as a voltage-follower, it is recommended that a 1 -kilohm resistor, shunted with a $150-\mathrm{pF}$ capacitor, be connected between the amplifier output terminal and terminal 6 of $P_{5}$ to avoid a potential latch situation involving the integral gate-protection network. The circuit can also be latched if either input terminal is driven more than about 0.7 volt below ground potential. This latch situation can be avoided by connecting a 1 N914 diode from each input terminal to ground, with the diode anode grounded.

## Analog Timer

The CA3600E is useful in the design of analog timer circuits. A typical circuit is shown in Fig. 26. For purposes of explanation, let it be assumed that capacitor $C_{1}$ initially is in a completely discharged condition; terminal 10 , therefore, is initially at ground potential and transistor $N_{3}$ is nonconductive. The circuitry at the left of terminal 10 provides a source of constant-current flow through $P_{1}$ to charge capacitor $C_{1}$ increasingly positive with respect to ground. After the passage of time ( $T$ ), capacitor $C_{1}$ is charged sufficiently in the positive direction so that transistor $\mathrm{N}_{3}$ is driven into conduction by its gate and the lamp is lighted to signify the end of the time-delay period. The circuit is reset by momentarily closing switch $S_{1}$ to discharge capacitor $C_{1}$ through $R_{4}$.
Resistor-divider network $R_{1}, R_{2}$ establishes the supply voltage to a constant-current network comprised of resistor $R_{3}$ and the series-connected COS/MOS pair $N_{2}, P_{2}$, biased for linear operation by resistor $R_{b}$ as previously described. This combination is connected to the gate terminal (No. 6) of
transistor $P_{1}$ to form a current mirror, i.e., the current flowing through $P_{1}$ to charge $C_{1}$ will be essentially equal to the constant-current flow established through $R_{3}, N_{2}$, and $P_{2}$. A description of current-mirror operation with MOS transistors is given subsequently.


## Oscillator Circuits

Oscillator circuits using COS/MOS transistor-pairs have been widely used for several years in clock and watch circuits because of their low power consumption and good frequency stability. Details of their operating theory and characteristics have been published. 5,7

The design of $\operatorname{COS} / \mathrm{MOS}$ oscillator circuits, like the design of any oscillator circuit, involves the provision of an amplifying section to operate compatibly with an appropriate feedback network. A single stage amplifier using a COS/MOS transistorpair has already been described. A suitable feedback network to insure stable oscillator performance is easily added, as illustrated in connection with the crystal oscillator circuit shown in Fig. 27. The familiar pi-network has been connected between the input and output terminals, points " $D$ " and " $G$ ", to provide the required $180^{\circ}$ phase shift for stable oscillator performance. The frequency-determining crystal is an integral part of the pi-network feedback circuit. The resistors $R_{1}$ and $R_{2}$ decrease the total power consumption of the oscillator at a particular supply voltage and enhance the frequency stability. Variable frequency oscillators can be built by replacing the crystal with an appropriate inductance and tuning the pinetwork by conventional means.

## Current Mirrors Using MOS Transistors

Monolithic linear IC's using bipolar transistors frequently employ so-called "current-mirror" circuits. The theory and practical applications of current mirrors using bipolar transistors have been described in the literature. ${ }^{2}$ As shown in


Fig. 27- Typical crystal-oscillator circuit using COS/MOS transistor-pair (1/3 CA3600E).

Fig. 28, a rudimentary form of "current-mirror" consists of a transistor $\mathrm{Q}_{1}$ with a second transistor $\mathrm{Q}_{2}$ connected as a diode. When both transistors have identical characteristics, a current $I_{1}$ forced to flow through $\mathrm{Q}_{2}$ produces a current ( $\mathrm{I}_{2}$ ) of equal magnitude to flow in the collector of $Q_{1}$ (provided there is sufficient collector potential for $Q_{1}$ ). In a common form of application, a source of potential is used to force


Fig. 28-Current mirror using n-p-n bipolar transistors.
constant-current flow $\mathrm{I}_{1}$, and thus to establish the flow of constant current $I_{2}$ through $\mathrm{Q}_{1}$. Arrangements of this generic current-mirror type are frequently used when $\mathbf{Q}_{1}$ acts as the common-emitter impedance in a differential-amplifier circuit.

MOS transistors are also applicable as current mirrors, as shown in Fig. 29. The diode-connected MOS transistor $\mathrm{N}_{2}$ functions as a transistor with 100 per-cent feedback. Therefore, the gate-to-source voltage ( $\mathrm{V}_{\mathrm{GS}}$ ) in $\mathrm{N}_{2}$ retains control of the drain current as in normal transistor action, i.e., $I_{D} \cong g_{f s} V_{G S}$, where $g_{f_{S}}$ is the forward transconductance of the device. If a current $I_{1}$ is forced into the diode-connected transistor $\left(N_{2}\right)$, the gate-to-source voltage will rise until equilibrium is reached. Thus, a gate-to-source voltage is established in $N_{2}$ such that $N_{2}$ "sinks" the applied current $I_{1}$.


Fig. 29-Current mirror using n-channel MOS transistors.

If the gate and source terminals of another transistor ( $\mathrm{N}_{1}$ ) are connected in shunt with the gate and source terminals of $\mathrm{N}_{2}$, as shown in Fig. 29, $\mathrm{N}_{1}$ is also able to "sink" a mirror current approximately equal to that flowing in the drain lead of the diode-connected transistor $\mathrm{N}_{2}$. It is assumed that both MOS transistors have identical characteristics, a prerequisite that is essentially established by the monolithic IC fabrication technology used in manufacturing the CA3600E COS/MOS transistor array.


Fig. 30-Current mirror using p-channel MOS transistors in CA3600E.
Current mirrors can also be designed with p-channel MOS transistors as illustrated by the arrangement in Fig. 30 using transistors in the CA3600E. The characteristics of a current mirror using the p-channe' transistors in the CA3600E are superior to those which can be achieved with a current mirror using the $n$-channel transistors because the characteristics of the $p$-channel transistors are more nearly matched. The data


Fig. 31 - Characteristics of current mirror circuit of Fig. 30 using p-channel transistors.

## Linear Integrated Circuits

## CA3600E

contained in Fig. 31 show the high degree of tracking between $I_{1}$ and $I_{2}$ for several values of drain voltage $V_{D}$. Fig. 32 also illustrates the fact that this high degree of tracking between $I_{1}$ and $I_{2}$ can be maintained to within about one per-cent despite wide variations in ambient temperature.


Fig. 32- Normalized drain current ratio vs. ambient temperature for typical current mirror using p-channel transistors (Fig. 30).

The op-amp circuit in Fig. 24 contains an illustrative example of a current-mirror circuit using two $p$-channel transistors in the CA3600E. Transistor $P_{2}$ serves as a constant-current source $(\cong 400 \mu \mathrm{~A}$ ) for the differential amplifier, consisting of transistors $\mathrm{P}_{4}$ and $\mathrm{P}_{5}$ and their drain-load network. Transistor $\mathrm{P}_{2}$ is in a "mirrored" connection with transistor $P_{1}$. A stabilized source of supply potential is developed across the zener diode (terminals 11 and 12 of the CA3083) and drives about $400 \mu \mathrm{~A}$ of current through $\mathrm{R}_{6}$ and $\mathrm{P}_{1}$

## Complementary Current Mirrors Using COS/MOS TransistorPairs

COS/MOS transistor-pairs can be applied advantageously in the design of Complementary Current-Mirrors, as shown in Fig. 33. Transistors $P_{1}$ and $N_{1}$ are series-connected and biased for linear operation as previously described, so that there is a current flow ${ }^{\mathrm{D} 1}$ through $\mathrm{P}_{1}$ and $\mathrm{N}_{1}$. The potential developed between terminals 13 and 14 is applied as gate-source $(2,3)$ voltage for $\mathrm{P}_{2}$, forcing "mirror" operation of $\mathrm{P}_{2}$ to produce a current source ${ }^{\mathrm{D}}$ 2.P equal to $\mathrm{I}_{\mathrm{D} 1}$. Likewise, the potential developed between terminals 7 and 8 is applied as gate-source $(3,4)$ voltage for $\mathrm{N}_{2}$ forcing "mirror" operation of $\mathrm{N}_{2}$ to produce a current-sink ${ }^{\prime}$ D2-N equal to ${ }^{\prime}$ D1.

A variant of this complementary current mırror is used in the analog timer circuit shown in Fig. 26. Transistors $\mathrm{P}_{2}$ and $\mathrm{N}_{2}$ are series-connected together with a 60 -megohm resistor tc establish their drain current at 5 nA . The potential developed across terminals 1 and 2 also appears as the gate-source voltage for transistor $\mathrm{P}_{1}$, thereby establishing a mirror-current source of 5 nA at terminal 13 to charge capacitor $\mathrm{C}_{1}$ linearily. In this circuit, the "mırrored" current-sink available at terminal 8 (transistor $\mathrm{N}_{1}$ ) is unused. This type of current-mirror configuration is exceptionally stable with temperature varrations.


Fig. 33- Complementary current mirrors using COS/MOS transistor-pairs in CA3600E.


Fig. 34-Integral protection circuits used in CA3600E.

## Arrays

## CA3600E

## Considerations in Handling CA3600E Devices

Failure of the gate-channel oxide was a persistent problem in early MOS devices. The break down of the oxide is generally in the order of 100 volts, and the dc resistance is in the order of $10^{12}$ ohms. Because of this extremely high resistance, even a very-low-energy source (such as static charge) is capable of developing sufficient voltage to cause damage. Furthermore, the oxide can be punctured and damaged by a single voltage excursion beyond the breakdown limit.
Fig. 34 shows a protection circuit ${ }^{5,8}$ which is incorporated at each gate-lead of the CA3600E. A typical value of 1 to 3 kilohms is used for the input resistor $R$, which functions in combination with the capacitance of the gate and the associated protective diode to integrate and clamp input volt. ages to a safe level. This circuit also shows the "substrate diodes" $\left(D_{3}, D_{4}\right.$, and $\left.D_{5}\right)$ which provide protection to the MOS channels at the output terminals.
Although the gate-protection system is very effective. in guarding against damage due to static charges, it is prudent to observe the following precautions: 5,9

1. The leads of devices should be in contact with a conductive material, except when being tested or in actual operation. A conductive material such as "ECCOSORB LD26"** or equivalent is suggested for use during storage and/or handling. Devices should not be inserted in non-conductive contaıners such as conventional plastic "snow" or trays.
2. Soldering-iron tips, metal parts of fixtures and tools, and handling facilities should be grounded.
3. Devices should not be inserted into or removed from circuits with the power on because transient voltages may cause permanent damage.
4. Signals from low-impedance sources should not be applied to the gate terminals while the power supply is off. As a corollary, it follows that the power supply
should not be turned off while a signal from a lowimpedance source is being applied to any gate terminal. When the $V_{\text {DD }}$ supply is off, the positive "back-bias" voltage is removed from the cathode of diode $D_{2}$ (see Fig. 34). Consequently, an input signal with positivegoing polarity can drive $D_{2}$ into conduction. Under these conditions a low-impedance signal source can provide sufficient current to permanently damage $D_{2}$ and/or melt aluminum interconnection paths. Therefore, if, in any system design using the CA3600E, any gate input excursion is expected to exceed $+V_{D D}$ or fall below $-V_{S S}$, the current through the input diodes should be limited to $100 \mu \mathrm{~A}$.
5. All unused gate-input terminals should be connected to $\mathrm{V}_{\text {SS }}$ (ground). When source terminals (e.g., Nos. 2 and 11) of p-channel transistors are unused in circuitry, they should be connected to terminal No. 14. Likewise, when source terminals (e.g., Nos. 4 and 9) of n-channel transistors are unused, they should be connected to terminal No. 7.
6. After CA3600E units have been mounted on circuit boards, proper handling precautions should still be observed. Until these subassemblies are inserted into a complete system, the board is no more than an extension of the device leads mounted on the board. It is a good practice to place conductive tape or jumpers on circuitboard terminals to "ground" gate terminals.
7. In some applications of the CA3600E separate positive and negative power supplies may be employed (e.g., see Fig.22). In such applications provisions must be made so that the positive supply voltage is applied prior to the application of negative supply voltage and vice versa on shutdown. This precaution is necessary to avoid possible damage due to "latching" involving the substrate and protective diode circuits.
[^34]
## Power Control Circuits

## Technical Data

| Automotive Ignition |  |
| :---: | :---: |
| Switch | Page |
| CA3165 | 494 |
| Power |  |
| Amplifiers |  |
| CA3105. | See Page 46 |
| CA3020. | 500 |
| Programmable |  |
| Schmitt |  |
| Triggers |  |
| CA3098. | . See Page 278 |
| CA3099. | . See Page 285 |
| Solenoid \& |  |
| Motor Driver |  |
| CA3169.. | . 508 |
| CA3219..... | ...... 514 |

UniversalController Page
CA3228 ..... 517
Voltage
Regulators
CA723 ..... 520
CA1524 ..... 528
CA2524 ..... 528
CA3085 ..... 543
CA3524 ..... 528
Zero-Voltage
Switches
CA3058 ..... 550
CA3059 ..... 550
CA3079 ..... 550

## Linear Integrated Circuits

## CA3165



## Electronic Switching Circuit

## FEATURES:

- Switching initiated by damping of internal oscillator
- Proximity sensing of rotational motion
- Repeatable timing of switching states
- Five outputs - two complementary pairs and one non-inverting output (CA3165E1)
- Two outputs - one complementary pair (CA3165E)

The RCA CA3165 is a single-chip electronic switching circuit intended primarily for ignition applications. It includes an oscillator that is amplitude-modulated by the rotor teeth of a distributor, a detector that develops the positive-going modulation envelope, a Schmitt trigger that eliminates switching uncertainties. Both types include two complementary high-current switched outputs for driving power transistors requiring up to 120 milliamperes. The

CA3165E also includes two complementary low-current outputs that incorporate internal current limiting and a noninverting output amplifier with uncommitted input capable of switching 27 milliamperes.

The CA3165 is supplied in the 8 -lead dual-in-line plastic package (Mini-DIP, E suffix) and in the 14 -lead dual-in-line plastic package (E1 suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

| DC Voltage (With reference to terminal 3): CA3165E1 CA3165E |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| Terminal | 4,6,8 | 4,5 | 24 | V |
| Terminal | 5,7,12 | 7 | 18 | $v$ |
| Terminal | 9 | - | 1.5 | V |
| CURRENT (At terminals indicated): |  |  |  |  |
| Terminal | 4,6 | 4,5 | 120 | mA |
| Terminal | 5,7 | - | -0.1 to 0.1 mA |  |
| Terminal | 8 | - | 30 mA |  |
| DEVICE DISSIPATION: |  |  |  |  |
| Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ |  |  | $\begin{aligned} & 600 \mathrm{~mW} \\ & 6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C} \end{aligned}$ |  |
| Above T $\stackrel{\text { A }}{ }=55^{\circ} \mathrm{C}$ |  | early at |  |  |
| AMBIENT TEMPERATURE RANGE: |  |  |  |  |
| Operating |  |  | -40 to $+85^{\circ} \mathrm{C}$ |  |
| Storage |  |  | -65 to $+150^{\circ} \mathrm{C}$ |  |
| LEAD TEMPERATURE (During soldering): |  |  |  |  |
| At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) |  |  |  |  |



| Osclilator <br> Condition | Terminal <br> $\mathbf{1 0}$ | Terminal <br> $\mathbf{4}$ | Terminai <br> $\mathbf{5}$ | Terminal <br> $\mathbf{6}$ | Terminal <br> $\mathbf{7}$ | Terminal <br> $\mathbf{8}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Unloaded | Low | High | High | Low | Low | Low |
| Loaded | High | Low | Low | High | High | High |

Fig. 1 - Functional block diagram for CA3165E1


| Oscillator <br> Condlition | Terminal <br> 4 | Terminal <br> 5 | Terminai <br> 6 |
| :--- | :---: | :---: | :---: |
| Unloaded | High | High | Low |
| Loaded | Low | Low | High |

Fig. 2 - Functional block diagram for CA3165E

## CA3165



Fig. 3 - Schematic diagram for CA3165E1


Fig. 4 - Schematic diagram for CA3165E

## ELECTRICAL CHARACTERISTICS

At $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=13 \mathrm{~V}$, Measured in the circuit of Fig. 5
(CA3165E1) or Fig. 6 (CA3165E)

| CHARACTERISTIC |  | TEST PERIOD | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA3165E1 | CA3165E |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Input Current at Term.* | $\Delta$ |  | Dwell | - | 18.4 | - | - | 18.4 | - | mA |
|  |  |  | Spark | - | 17.5 | - | - | 17.5 | - |  |
| Output Voltage at Term. 4 | $V_{4}$ | Dwell | 12.8 | - | - | 12.8 | - | - | V |
|  |  | Spark | - | - | 0.5 | - | - | 0.5 |  |
| Output Voltage at Term. 7 | $V_{7}$ | Dwell | - | - | 1 | - | - | - | V |
| Output Voltage at Term. 8 | $V_{8}$ | Dwell | - | - | 0.9 |  |  |  |  |
|  |  | Portion of |  |  |  | - | - | - | v |
|  |  | Spark | 1.2 | - | - |  |  |  |  |
| Oscillator Voltage at Term. 2 |  | Dwell | - | 4.4 | - | - | 4.4 | - | $\mathrm{V}_{\mathrm{p}-\mathrm{p}}$ |
|  | $\mathrm{V}_{2}$ | Spark | - | 0.6 | - | - | 0.6 | - |  |


|  | $*$ | $\Delta$ |
| :--- | ---: | ---: |
| CA3165E | 7 | $\mathrm{I}_{7}$ |
| CA3165E1 | 12 | $\mathrm{I}_{12}$ |

## APPLICATION INFORMATION

Figs. 5 and 6 shows the application of the CA3165 in a typical ignition system.

| TERMINAL DESCRIPTIONS |  |  |
| :---: | :---: | :---: |
| Terminal |  |  |
| CA3165E1 | CA3165E | Function |
| 1 | 1 | Oscillator feedback resistor, $\mathbf{R}_{\mathbf{t}}$ |
| 2 | 2 | $220 \Omega$ protective resistor to tank circuit |
| 3 | 3 | Ground |
| 4 | 4 | Direct output - $\mathrm{R}_{7}$ load resistor 200 ohms $\pm 5 \%$, and $R_{8}$ to power Darlington 15 ohms $\pm 10 \%$ |
| 5 | - | Direct output - low current - not connected |
| 6 | 5 | Inverted high current output |
| 7 | - | Inverted low current output through $\mathrm{C}_{1}(0.01 \mu \mathrm{~F})$ to $D_{3}$ and $R_{3}$ ( 100 K ohm) |
| 8 | - | Output amplifier output - through $R_{B}$ and $R_{5}$ (27 ohms and 820 ohms to supply) |
| 9 | - | Output amplifier input - through $\mathrm{R}_{4}(6800 \mathrm{ohms})$ to $D_{3}$ and $C_{5}(0.0047 \mu \mathrm{~F})$ |
| 10 | 6 | Detector output - $\mathrm{C}_{2}$ to ground ( $0.0022 \mu \mathrm{~F}$ ) |
| 11 | - | No connection |
| 12 | 7 | Circuit supply voltage through $\mathrm{R}_{1}$ (220 ohms protective resistor) to automotive supply |
| 13 | 8 | Oscillator feedback resistor $\mathrm{R}_{1}$ to terminal 1 |
| 14 | - | No connection |

## Linear Integrated Circuits

## CA3165



Fig. 5 - Typical ignition system using the CA3165E1


Fig. 6 - Typical ignition system using the CA3165E

## APPLICATION INFORMATION

Figs. 5 and 6 shows the application of the CA3165 in a typical ignition system. The oscillator on the chip operates at about 400 kHz as determined by the tuned circuit L1, C3. The amplitude of the oscillation is detected on the chip and applied to a Schmitt trigger which sets the terminal voltage as shown in the chart in Figs. 1 and 2 for the unloaded condition of the oscillator. As a metallic tooth in the rotor passes the coil L1 eddy-current losses occur which reduce the Q of the resonant circuit and decrease the amplitude of the oscillations to a level
below that of a reference in the detector circuit. The output terminals are then switched to states as shown in the chart in Figs. 1 and 2 for the loaded condition of the oscillator. The oscillation is maintained at this lower amplitude by switching in additional feedback in the oscillator circuit. The fact that the oscillator continues to operate at some minimum level during this dwell period eliminates timing variations which would occur if the oscillator had to be restarted by random noise.

Spark occurs as terminal 4 is switched from high to low. The output amplifier clamps terminal 4 low through the regulator during the duration of the spark.
The Dwell period represents the time that terminal 10 (CA3165E1) or terminal 6 (CA3165E) is high, terminal 4 is low, and the coil is charged
The value of the oscillator feedback, resis-
tor, $R_{\text {f }}$, is selected to set the dwell period. With a sintered-iron 8 f-tooth rotor, a typical value of $R_{t}$ is 6500 ohms for 28.5 degrees of dwell out of a 45 degree cycle. For a startype rotor and a particular coil in a typical distributor, the feedback resistor would be larger (typically 8800 ohms) depending on clearances, coil geometry and tooth shape. Timing waveforms are shown in Fig. 7.


Fig. 7 - Timing sequence

## Linear Integrated Circuits

# $\square \quad \begin{aligned} & \text { Multipurpose Wide-Band } \\ & \text { Power Amplifiers }\end{aligned}$ 



12-Lead TO-5

For Military, Industrial, and Commercial Equipment at Frequencies up to 8 MHz

## Features:

- High power output - class B amplifier. . CA3020 - 0.5 W typ. at $\mathrm{V}_{\mathrm{CC}}=+9 \mathrm{~V}$ CA3020A - 1.0 W typ. at $\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$
- Wide frequency range. . .

H-1528

Up to 8 MHz with resistive loads

- High power gain. . 75 dB typ.
- Single power supply for class B operation with transformer. . . CA3020 - 3 to 9 V CA3020A-3 to 12 V
- Built-in temperature-tracking voltage regulator provides stable operation over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ran!

The RCA-CA3020 and CA3020A are integrated-circuit, multistage, multipurpose, wide-band power amplifiers on a single monolithic silicon chip. They employ a highly versatile and stable direct-coupled circuit configuration featuring wide frequency range, high voltage and power gain, and high power output. These features plus inherent stability over a wide temperature range make the CA3020 and CA3020A extremely useful for a wide variety of applications in military, industrial and commercial equipment.

SCHEMATIC DIAGRAM FOR CA3020 AND CA3020A


The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as $\pm 30 \%$.

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance characteristics of the device.

The CA3020 and CA3020A are particularly suited for service as class B power amplifiers. The CA3020A can provide a maximum power output of 1 watt from a 12 -volt dc supply with a typical power gain of 75 dB . The CA3020 provides 0.5 -watt power output from a 9 -volt supply with the same power gain.

These types are supplied in hermetically sealed TO-5 style 12-lead packages.

## Applications:

- AF power amplifiers for portable and fixed sound and communications systems
- Servo-control amplifiers
- Wide-band linear mixers
- Video power amplifiers
- Transmission-line driver amplifiers (balanced and unbalanced)
- Fan-in and fan-out amplifiers for computer logic circuits
- Lamp-control amplifiers
- Motor-control amplifiers
- Power multivibrators
- Power switches
- Companion Application Note, ICAN-5766, "Application of CA3020 and CA3020A Integrated Circuit Multipurpose Wide-Band Power Amplifiers"


## ABSOLUTE-MAXIMUM RATINGS:

DISSIPATION:
without heat sink
At $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
Above $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

 | WITH HEAT SINK |
| :---: |
| At $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C} \ldots \ldots \ldots \ldots \ldots .2 \mathrm{~W}$ |
| At $\mathrm{T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{C}}=55^{\circ} \mathrm{C} \ldots \ldots \ldots .2 \mathrm{~W}$ |
| Above $\mathrm{T}_{\mathrm{C}}=55^{\circ} \mathrm{C} \ldots$ derate linearly $16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## TEMPERATURE RANGE:

Operating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## MAXIMUM VOLTAGE RATINGS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 1 with respect to terminal 12 is 0 to +10 volts.

| TERMINAL No. | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  | * | * | * | * | * | * | $\begin{array}{cc} \Delta & 0 \\ -10 /-12 \end{array}$ | $\begin{gathered} +3 \\ \text { Note } 1 \end{gathered}$ | * | ${ }_{0}^{+10}$ |
| 2 |  |  | * |  | * | * | * | * | * | * | * | +2 -2 |
| 3 |  |  |  |  | * | * | * | * | * | * | * | +2 -2 |
| 4 |  |  |  |  | $\begin{gathered} +18 /+25 \\ 0 \end{gathered}$ | * | * | * | * | * | * | $\underset{0}{4}+18 /+25$ |
| 5 |  |  |  |  |  | * | * | * | * | * | * | $\left\lvert\, \begin{gathered} +3 \\ \text { Note } 2 \end{gathered}\right.$ |
| 6 |  |  |  |  |  |  | $-18 \stackrel{0}{\wedge}$ | * | * | * | * | $\begin{gathered} +3 \\ \text { Note } 2 \end{gathered}$ |
| 7 |  |  |  |  |  |  |  | * | * | * | * | $\underset{0}{4}$ |
| 8 |  |  |  |  |  |  |  |  | Note 3 | * | * | $\begin{gathered} \text { Note } 3 \\ 0 \end{gathered}$ |
| 9 |  |  |  |  |  |  |  |  |  | +10 | $\underset{0}{\text { Note } 1}$ | $+10 / 42$ |
| 10 |  |  |  |  |  |  |  |  |  |  | * | $\begin{gathered} +10 \\ 0 \end{gathered}$ |
| 11 |  |  |  |  |  |  |  |  |  |  |  | * |
| 12 |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { REFF } \\ \text { SUBB } \\ \text { STRATE } \\ \hline \end{array}$ |

## MAXIMUM CURRENT RATINGS

| TERM- <br> INAL <br> No. | $I_{1 N}$ <br> mA | $I_{\text {OUT }}$ <br> MA |
| :---: | :---: | :---: |
| 1 | $\cdot$ | 20 |
| 2 | $\cdot$ | - |
| 3 | - | - |
| 4 | 300 | $\cdot$ |
| 5 | $\cdot$ | 300 |
| 6 | $\cdot$ | 300 |
| 7 | 300 | - |
| 8 | - | $\cdot$ |
| 9 | 20 | - |
| 10 | 1 | - |
| 11 | 20 | - |
| 12 | - | - |

Note 1: This voltage is established by the maximum current rating.
Note 2: The emitters of $Q_{6}$ and $Q_{7}$ may be returned to a negative voltage supply through emitter resistors. Current into terminal No. 9 should not be exceeded and the total device dissipation should not be exceeded.
Note 3: Terminal No. 8 may be connected to terminals Nos.9, 11 , or 12.

* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.
$\triangle$ Higher value is for CA3020A.


## Linear Integrated Circuits

CA3020, CA3020A

## ELECTRICAL CHARACTERISTICS AT $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTICS | SYMBOLS | TEST CONDITIONS |  |  | LIMITS <br> CA3 020 |  |  | LIMITS <br> CA3020A |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { CIRCUIT } \\ \text { AND } \\ \text { PROCEDURE } \end{gathered}$ | DC SUPPLY VOLTAGE |  |  |  |  |  |  |  |  |
|  |  | FIG. | $V_{\text {CCl }}$ | $\mathrm{V}_{\mathrm{CC} 2}$ | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| Collector-to-Emitter Breakdown Voltage, $Q_{6} \& Q_{7}$ at 10 mA | $V_{\text {(BR)CER }}$ | 2 a | - | - | 18 | - | - | 25 | - | - | V |
| Collector-to-Emitter Breakdown Voltage, $\mathrm{Q}_{\mathrm{I}}$ at 0.1 mA | $V_{(B R) C E O}$ | - | - | - | 10 | - | - | 10 | - | - | V |
| Idle Currents, $Q_{6} \& Q_{7}$ | $\begin{aligned} & I_{4} \text { IDLE } \\ & 1_{7} \text { IDLE } \end{aligned}$ | 8 | 9.0 | 2.0 | - | 5.5 | - | - | 5.5 | - | mA |
| Peak Output Currents, $Q_{6} \& Q_{7}$ | $\begin{aligned} & 1 / \mathrm{PK} \\ & 17 \mathrm{PK} \end{aligned}$ | 8 | 9.0 | 2.0 | 140 | - | - | 180 | - | - | mA |
| Cutoff Currents, $Q_{6} \& Q_{7}$ | $\begin{aligned} & I_{4} \text { CUTOFF } \\ & I_{7} \text { CUTOFF } \end{aligned}$ | 8 | 9.0 | 2.0 | - | - | 1.0 | - | - | 1.0 | mA |
| Differetial Amplifier Current Drain | ${ }^{1} \mathrm{CCl}$ | 8 | 9.0 | 9.0 | 6.3 | 9.4 | 12.5 | 6.3 | 9.4 | 12.5 | mA |
| Total Current Drain | $\begin{aligned} & \text { ICC1 }+ \\ & \text { ICC2 } \\ & \hline \end{aligned}$ | 8 | 9.0 | 9.0 | 8.0 | 21.5 | 35.0 | 14.0 | 21.5 | 30.0 | mA |
| Differential Amplifier Input Terminal Voltages | $\begin{aligned} & v_{2} \\ & v_{3} \end{aligned}$ | 8 | 9.0 | 2.0 | - | 1.11 | - | - | 1.11 | - | V. |
| Regulator Terminal Voltage | $\mathrm{V}_{11}$ | 8 | 9.0 | 2.0 | - | 2.35 | - | - | 2.35 | - | V |
| Q, Cutoff (Leakage) Currents: Collector-to-Emitter | ${ }^{\text {I CEO }}$ |  | 10.0 | - | - | - | 100 | - | - | 100 |  |
| Emitter-to-Base | IEBO | - | 3.0 | - | $\checkmark$ | - | 0.1 | - | - | 0.1 | $\mu \mathrm{A}$ |
| Collector-to-Base | ${ }^{\text {I CBO }}$ |  | 3.0 | $\cdot$ | - | - | 0.1 | - | - | 0.1 |  |
| Forward Current Transfer Ratio, $\mathrm{Q}_{1}$ at 3 mA | $\mathrm{h}_{\text {FEI }}$ | - | 6.0 | - | 30 | 75 | . | 30 | 75 | . |  |
| Bandwidth at -3 dB Point | BW | 9 | 6.0 | 6.0 | - | 8 | $\cdot$ | - | 8 | - | MHz |
|  |  |  | 6.0 | 6.0 | 200 | $300^{\text {a }}$ | - | 200 | $300^{\text {a }}$ | - |  |
| Maximum Power Output | $\mathrm{P}_{\text {O(MAX })}$ | 10 | 9.0 | 9.0 | 400 | $550^{\text {a }}$ | - | 400 | $550^{\text {a }}$ | - | mW |
|  |  |  | 9.0 | 12.0 | - | - | - | 800 | $1000^{\text {b }}$ | - |  |
| Sensitivity for $\mathrm{P}_{\text {OUT }}=400 \mathrm{~mW}$ | $\mathrm{e}_{\mathrm{IN}}$ | 10 | 9.0 | 9.0 | - | $35^{\text {a }}$ | 55 | . | . | - | mV |
| Sensitivity for $\mathrm{P}_{\text {OUT }}=800 \mathrm{~mW}$ | $\mathrm{e}_{\mathrm{JN}}$ | 10 | 9.0 | 12.0 | - | - | - | - | $50^{\text {b }}$ | 100 | mV |
| Input Resistance--.. Terminal 3 to Ground | RIN3 | 11 | 6.0 | 6.0 | - | 1000 | - | - | 1000 | - | $\Omega$ |
| Junction-to-Case Thermal Resistance | $\theta_{\mathrm{J} \cdot \mathrm{C}}$ | - | - | - | - | - | 60 | - | $\cdot$ | 60 | ${ }^{0} \mathrm{C} / \mathrm{w}$ |

a $\mathrm{R}_{\mathrm{CC}}=130 \Omega$
b $R_{C C}=200 \Omega$

a. Collector-to-Emitter Breakdown Voltage ( $\mathbf{Q}_{6}$ and $\mathrm{Q}_{7}$ ) Circuit

b. Typical Audio Amplifier Circuit Utilizing the CA3020 or
CA3020A As An Audio Preamplifier and Class B Power
Amplifier

Fig. 2

TYPICAL PERFORMANCE DATA*
An External Radiator is Recommended for High Ambient Temperature Operation

| CHARACTERISTICS | SYMBOLS | CA3020 | CA3020A | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $V_{C C 1}$ | 9.0 | 9.0 | */1 |
|  | ${ }^{\mathrm{CC}_{2}}$ | 9.0 | 12.0 |  |
| $\text { Zero Signal Current } \frac{\text { Diff. Ampl. }}{\text { Output Ampl. }}$ | ${ }^{1} \mathrm{CCl}_{1}$ | 15 | 15 | mA |
|  | ${ }^{1} \mathrm{CC}_{2}$ | 24 | 24 |  |
| Maximum Signal Current $\frac{\text { Diff. Ampl. }}{\text { Output Ampl. }}$ | ${ }^{1} \mathrm{CC}_{1}$ | 16 | 16.6 | mA |
|  | ${ }^{1} \mathrm{CC}_{2}$ | 125 | 140 |  |
| Maximum Power Output at THD $=10 \%$ | Po | 550 | 1000 | mW |
| Sensitivity | ${ }^{\text {e }}$ IN | 35 | 45 | mV |
| Power Gain | $\mathrm{G}_{\mathrm{P}}$ | 75 | 75 | dB |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | 55 | 55 | $k \Omega$ |
| Efficiency | $\eta$ | 45 | 55 | \% |
| Signal-to-Noise Ratio | S/N | 70 | 66 | dB |
| THD at 150 mW level |  | 3.1 | 3.3 | \% |
| Test Signal Frequency from $600 \Omega$ Generator |  | 1000 | 1000 | Hz |
| Equivalent Collector-to-Collector Load Resistance | $\mathrm{R}_{\mathrm{CC}}$ | 130 | 200 | $\Omega$ |

[^35]
## Linear Integrated Circuits

## CA3020, CA3020A

TYPICAL TRANSFER CHARACTERISTICS


Fig. 3

a. Test Setup


DIFFERENTIAL AMPLIFIER INPUTMILLIVOLTS(V23) 92cs-15225
b. Characteristics with $\mathrm{R}_{10}$ in circuit
''MINIMUM DRIVE'' TYPICAL CURRENT-VOLTAGE SATURATION CURVE



POWER AMPLIFIER COLLECTOR VOLTS $\left(V_{4}, V_{7}\right) \quad 92 C 5-15228$
Fig. 5
b. Characteristic

## Power Control Circuits CA3020, CA3020A

ZERO SIGNAL AMPLIFIER CURRENT vS DIFFERENTIAL AMPLIFIER SUPPLY VOLTAGE

a. Test Setup


DIFFERENTIAL AMPLIFIER SUPPLY VOLTS ( $V_{C C I}$ ) 92CS-15229 b. Differential Amplifier Characteristics


DIFFERENTIAL AMPLIFIER SUPPLY VOLTS ( $\mathrm{V}_{\mathrm{CCI}}$ ) $92 \mathrm{CS}-1523$
c. Output Amplifier Characteristics
$F_{\text {ig. } 6}$

b. Differential Amplifier Characteristics

c. Output Amplifier Characteristics

## Linear Integrated Circuits

## CA3020, CA3020A

STATIC CURRENT AND VOLTAGE TEST CIRCUIT


MEASUREMENT OF BANDWIDTH AT - 3 dB POINTS


## PROCEDURES:

1. Apply desired value of $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CC}}$
2. Apply 1 kHz input signal and adjust for $\mathrm{e}_{\mathrm{IN}}=$ 5 mV ( rms )
3. Record the resulting value of e OUT in $d B$ (reference value)
4. Vary input-signal frequency, keeping $e_{\text {LN }}$ constant at 5 mV , and record frequencies above and below 1 kHz at which e OUT decreases 3 dB below reference value.
5. Record bandwidth as frequency range between -3 dB points.

Fig. 9
MEASUREMENTS OF ZERO-SIGNAL DC CURRENT DRAIN, MAXIMUM-SIGNAL DC CURRENT DRAIN, MAXIMUM POWER OUTPUT, CIRCUIT EFFICIENCY, SENSITIVITY, AND TRANSDUCER POWER GAIN'


## PROCEDURES:

Zera-Signal DC Current Drain

1. Apply desired Value of $\mathrm{V}_{\mathrm{CC}_{1}}$ and $\mathrm{V}_{\mathrm{CC}_{2}}$ and reduce ${ }^{\text {IN }}$

Fig. 10

Maximum-Signal DC Current Drain, Maximum Pawer Output, Circuit Efficiency, Sensitivity, and Transducer Pawer Gain

1. Apply desired value of $\mathrm{V}_{\mathrm{CC}_{1}}$ and $\mathrm{V}_{\mathrm{CC}_{2}}$ and adjust $e_{\text {IN }}$ to the value at which the Total Harmonic Distortion in the output of the amplifier $=10 \%$
2. Record resulting value of ${ }^{I_{C C}}$, and $I_{C_{C}}$ in $m A$ as Maximum-Signal DC Current Drain
3. Determine resulting amplifier power output in watts and record as Maximum Power Output (POUT)
4. Calculate Circuit Efficiency $(\eta)$ in $\%$ as follows:

$$
\eta=100 \frac{\mathrm{P}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{CC}_{1}} \mathrm{I}_{\mathrm{CC}_{1}}+\mathrm{V}_{\mathrm{CC}_{2}} \mathrm{I}_{\mathrm{CC}_{2}}}
$$

where POUT is in watts, $\mathrm{V}_{\mathrm{CC}_{1}}$ and $\mathrm{V}_{\mathrm{CC}_{2}}$ are in volts, and $I_{C C}$, and $I_{C C}$ are in amperes.
5. Record value of ${ }^{1} e_{I N}$ in $\mathrm{mV}^{2}$ (rms) required in Step 1 as Sensitivity ( $\mathrm{e}_{\text {IN }}$ )
6. Calculate Transducer Power Gain ( $\mathrm{G}_{\mathrm{p}}$ ) in dB as follows:

$$
G_{p}=10 \log _{10} \frac{P_{\mathrm{OUT}}}{P_{\mathrm{IN}}}
$$

where $P_{I N}($ in mW$)=\frac{\mathrm{e}_{\mathrm{IN}}{ }^{2}}{3000+\mathrm{R}_{\mathrm{IN}_{(10)}}}$

## MEASUREMENT OF INPUT RESISTANCE



MEASUREMENT OF SIGNAL-TO-NOISE RATIO AND TOTAL HARMONIC DISTORTION


## PROCEDURES:

Signol-to-Noise Rotio

1. Close $S_{1}$ and $S_{3}$; open $S_{2}$
2. Apply desired values of $\mathrm{V}_{\mathrm{CC}_{1}}$ and $\mathrm{V}_{\mathrm{CC}_{2}}$
3. Adjust $e_{I N}$ for an amplifier output of 150 mW and record resulting value of $E_{\text {OUT }}$ in $d B$ as $e_{\text {OUT }}^{1}$ (reference value)
4. Open $S_{1}$ and record resulting value of $e_{\text {OUT }}$ in $d B$ as


## Totol Hormonic Distortion

1. Close $S_{1}$ and $S_{2}$; open $S_{3}$
2. Apply desired values of $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{CC}}$
3. Adjust $e_{\mathrm{IN}}$ for desired level amplifier output power
4. Record Total Harmonic Distortion (THD) in \%


# Solenoid and Motor Driver (1/2 H Driver) 

Features:

- Chip encapsulated in a 5-lead plastic TO-220-style package (VERSA-VI)
- Output short-circuit protection
- Thermal overload protection
- Solenoid inductive "kick" protection with internal-clamp diodes
- Output sink and source capacity of 600-ma minimum overtemperature
- Horizontal and vertical mounting packages available
- Separate sink circuit and source circuit, each individually controlled

The RCA-CA3169 is a monolithic integrated circuit capable of driving lamps and other devices that can be changed between two states (on or off). Transistors, SCR's, and triacs are some of the solidstate devices that can be controlled by the CA3169. This device can also control relays, solenoids (latching or nonlatching), motors (DC - forward and reverse) and DC stepping motors.
The CA3169 contains a separate sourcedriver circuit with internal current-limiting protection and a separate sink-driver circuit. The sink driver contains an energyabsorbing diode to protect the device against any inductive "kick" during state changes. The CA3169 is protected against overvoltage conditions on the output drivers and overtemperature conditions (thermal-shutdown protection).

The input operating levels are TTL compatible. The source and sink outputs are in their off condition (non-conducting) when their respective inputs are in a HI state, or open-circuited. The outputs are in their on state (conducting) when their respective inputs are LO. The VERSA-VI package is available with two lead configurations. The CA3169 has a verticalmount lead form, and the CA3169M has a horizontal-mount lead form

- Inputs can be driven by TTL logic leve/s and CMOS logic levels
- Low $V_{C E}($ sat $)$


## Applications:

- Latching solenoid driver (single and multiple)
- Non-latching solenoid driver
- Relay driver
- Lamp control/er
- Lamp driver
- Motor controller (forward and reverse)
- Stepper motor controller
- On-off logic controllers (TTL logic)
- Intermediate power driver
- Triac, SCR, and transistor drivers

TERMINAL ASSIGNMENT

MAXIMUM RATINGS, Absolute-Maximum Values:

| SUPPLY VOLTAGE (Pin 1 to GND) | Positive . . 41 VDC <br> Negative <br> 1.4 VDC |
| :---: | :---: |
| SINK CURRENT | . 9 A |
| SOURCE CURRENT | Controlled by Internal Current Limiting |
| INPUT VOLTAGE: |  |
| SINK INPUT (Pin 4 to GND) | 17 V |
| SOURCE INPUT (Pin 5 to GND) | 17 V |
| MAXIMUM FORWARD CURRENT-Diode D1 | 2.5 A |
| MAXIMUM FORWARD CURRENT-Diode D2 | 3 A |
| POWER DISSIPATION, $\mathrm{P}_{\mathrm{D}}$ at $\mathrm{T}_{\text {A }}=90^{\circ} \mathrm{C}$ | 15 W |
| THERMAL RESISTANCE, JUNCTION TO CASE | $4^{\circ} \mathrm{C} / \mathrm{W}$ |
| JUNCTION TEMPERATURE | $150^{\circ} \mathrm{C}$ |
| OPERATING TEMPERATURE | $-40^{\circ}$ to $+85^{\circ} \mathrm{C}$ |
| STORAGE TEMPERATURE | $-55^{\circ}$ to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. (1.59 $\pm 079 \mathrm{~mm}$ ) |  |
| from case for 10 s max. ...... | $265^{\circ} \mathrm{C}$ |



Fig. $1-1.2 \mathrm{H}$ driver function diagram.

TRUTH TABLE FOR SOLENOID DRIVER
TTL Logic Conditions: $0 \leq V_{L} \leq 0.8,1.9 \leq \mathbf{V}_{\mathbf{H}} \leq 5.5$

| INPUT A <br> SOURCE IN | INPUT B <br> SINK IN | OUTPUT A <br> SOURCE OUT | OUTPUT B <br> SINK OUT |
| :---: | :---: | :---: | :---: |
| $V_{L}$ | $V_{L}$ | HIGH (ON) | LOW (ON) |
| $V_{L}$ | $V_{H}$ | HIGH (ON) | (OFF) |
| $V_{H}$ | $V_{L}$ | (OFF) | LOW (ON) |
| $V_{H}$ | $V_{H}$ | (OFF) | (OFF) |



92C5-33619

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=10.5 \mathrm{~V}$ to 18 V
Unless otherwise specified

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Output Leakage Current, Pin 2 <br> See Fig. 6 | Inputs Open $\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}$ to 18 V Source and Sink Loads $=20 \Omega$ | -110 | $\pm 0.5$ | 110 | $\mu \mathrm{A}$ |
| Output Leakage Current, <br> Pin 3 <br> See Fig. 6 | Inputs Open <br> $\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}$ to 18 V <br> Source and Sink <br> Loads $=20 \Omega$ | -110 | $\pm 0.5$ | 110 |  |
| Thermal Resistance, Junction to Case $\quad$ OJC |  | - | 3 | 4 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Quiescent Current, Pin 1 <br> See Fig. 5 | Device "ON" <br> Input Terminals <br> Shorted, $\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}$ | - | 70 | 100 | mA |
| Quiescent Current, <br> Pin 1 <br> See Fig. 4 | Device "OFF" Input Terminals Open, $\mathrm{V}_{\mathrm{CC}}=14 \mathrm{~V}$ | - | 17 | 40 |  |
| Thermal Shutdown Temperature | $\mathrm{R}_{\mathrm{L}}=$ Short Circuit | 128 | 140 | 162 | ${ }^{\circ} \mathrm{C}$ |
| Overvoltage Shutdown-Circuit Upper Trip Point, <br> Pin 1 Voltage <br> See Fig. 8 | $R_{L}=20 \Omega$ | 20 | 25 | 27 | V |
| Overvoltage Shutdown-Circuit Lower Trip Point, Pin 1 Voltage <br> See Fig. 8 | $R_{L}=20 \Omega$ | 18 | 21.4 | 23 |  |

Input Logic Levels; Source Input - Pin 5, Sink Input - Pin 4

| Input Low Threshold Sink or Source $V_{I L}$ | $V_{C C}=14 \mathrm{~V}$ <br> See Note 1 | - | 0.4 | 0.8 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Threshold Sink or Source $V_{I H}$ | $V_{C C}=14 \mathrm{~V}$ <br> See Note 2 | 1.9 | 2.4 | - |  |
| Input Low Current Sink or Source ILL | $V_{\text {IN }} \leq 0.4 \mathrm{~V}$ | -0.9 | -0.3 | - | mA |
| Input High Current <br> Sink or Source <br> IIH | $V_{1 N}=5.5 \mathrm{~V}$ | 110 | - 23 | 110 | $\mu \mathrm{A}$ |

NOTE 1: ISOURCE or ISINK $\leq 600 \mathrm{~mA}, \mathrm{~V}_{\text {OS }} \leq 1.5 \mathrm{~V}, \mathrm{~V}_{\text {SINK }} \leq 0.75 \mathrm{~V}$.
NOTE 2: ISOURCE or ISINK $\leq 100 \mu \mathrm{~A}, \mathrm{~V}_{\text {SOURCE }}=$ GND, for $V_{\text {SINK }} 20 \Omega$ to $V_{\text {CC }}$.

ELECTRICAL CHARACTERISTICS (Cont'd)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Source Outputs |  |  |  |  |  |
| Output Voltage, <br> Pin 2  See Note 3 <br>   See Fig. 7 | Referenced to $V_{C C}$ with ISOURCE= 600 mA | - | 1 | 1.6 | v |
| Short-Circuit Current Limit. Pin 2 to Ground |  | 0.65 | 1.11 | 2.6 | A |
| Turn-On Delay to Output-On, Pin 2 | $\begin{aligned} & C_{\mathrm{L}}=100 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=33 \Omega \\ & \hline \end{aligned}$ | - | 0.45 | 5.6 | $\mu \mathrm{s}$ |
| Turn-Off Delay to Output-Off Pin 2 | $\begin{aligned} & C_{L}=100 \mathrm{pF}, \\ & R_{L}=33 \Omega \\ & \hline \end{aligned}$ | - | 5 | 55 |  |
| Sink Outputs |  |  |  |  |  |
| Output Saturation Voltage $V_{3}$  <br> See Note 3 See Fig. 10 | $\begin{aligned} & \text { ISINK }=600 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {IN }} \leq 0.4 \mathrm{~V} \end{aligned}$ | - | 0.3 | 0.85 | V |
| Output Saturation Voltage $V_{3}$ <br> See Note 3 See Fig. 10 | $\begin{aligned} & \text { ISINK }=1000 \mathrm{~mA} \\ & \mathrm{~V}_{\text {IN }} \leq 0.4 \mathrm{~V} \\ & \hline \end{aligned}$ | - | 0.8 | 1.65 |  |
| Turn-On Delay to Output-On Pin 3 <br> (TON) | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=33 \Omega \text { to } \mathrm{V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ | - | 0.45 | 5.6 | $\mu \mathrm{s}$ |
| $\begin{array}{\|l} \hline \text { Turn-Off Delay to Output-Off } \\ \text { Pin } 3 \end{array}$ | $\begin{aligned} & C_{L} 100 \mathrm{pF}, \\ & R_{\mathrm{L}}=33 \Omega \text { to } V_{C C} \end{aligned}$ | - | 0.95 | 25 |  |

NOTE 3: Measured over temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.


Fig. 2 - Detalled schematic of the input circuit for CA3169.


Fig 3 - Detailed schematic of the output circuit for CA3169.

## Linear Integrated Circuits

## CA3169

## TEST CIRCUITS

( $\mathbf{V}_{\mathbf{C C}}=\mathbf{V}_{\text {IN }}=$ PIN 1 VOLTAGE)


Fig. 4 - Quiescent current device "OFF".


Fig. 6 - Output leakage currents.


## PROCEDURE

1. Measure $V_{12}$.
2. Increase $V_{C C}$ until $V_{12} \geq 2 \mathrm{~V}$.
3. Measure $V_{C C}$; this voltage is the high trip point. Pin 2 should be off; i.e., pin 3 should be high.
4. Observe and measure the voltage at pin 3.
5. Decrease $V_{C C}$ until pin 3 switches, i.e., $\leq 18$ $V$. The supply voltage will be the low trip point voltage.

Fig. 8 - Overvoltage protection.


Fig. 5 - Quiescent current device "ON".


Fig. 7 - Output source voltage (referenced to $V_{C C}$ ).


When $V_{C C}$ is turned on, $I_{\text {IN }}$ should be equal to or greater than 1 A . Thermal shutdown will operate properly if the input current drops below 0.5 A ( 0.3 A typ.) in 10 to 15 seconds. Cover the unit during this test in the event that the thermal shutdown is not operating properly.

Fig. 9 - Thermal shutdown.


Fig. 10 - Output saturatıon voltage.


When input A goes low, lamp A will light. When input B goes low, lamp B will light.

Fig. 11 - Lamp driver.


Relay A will close when input A goes low. Relay B will close when input $B$ goes low. Both relays will close when both inputs go low.

Fig. 13 - Relay driver.


Input $A$ and input $B$ must both be low for the solenord to switch.

Fig. 12 - Non-latching solenord


92cs-3363
When opposing inputs go low, the motor will switch direction; if source input $A$ and sink input $B$ both go low, current will flow from $A$ to $B$. If source input $B$ and sink input $A$ both go low, current will flow from $B$ to $A$.

Fig. 14 - Motor driver or latching solenoid driver.

## Linear Integrated Circuits

CA3219E


# Quad-Power NAND Driver 

## For Interfacing Low-Level Logic to High Current Loads

## Features:

- Driven outputs capable of switching 600 mA load currents without spurious changes in output state
- Inputs compatible with TTL or 5-volt CMOS logic
- Suitable for resistive or inductive loads

The RCA CA3219E ${ }^{\bullet}$ quad power NAND driver contains four NAND gate switches for interfacing low-level logic to inductive and resistive loads such as: relays, solenoids, AC and DC motors, heaters, incandescent displays, and vacuum fluorescent displays.

Diodes in the outputs protect the IC against voltage transients due to switching inductive loads.

To allow for maximum heat transfer from the chip, the two

- Formerly RCA Dev. Type No. TA10982


Fig. 1-Block diagram for the CA3219E.
center leads are directly connected to the die substrate and to the ground bond pads. In free air, junction-to-air thermal resistance $(\theta J-A)$ is $50^{\circ} \mathrm{C} / \mathrm{W}^{*}$ (typical).
The CA3219E is supplied in the 16 -lead dual-in-line plastic package with webbed-lead construction.

* This coefficient can be lowered to $40^{\circ} \mathrm{C} / \mathrm{W}$ (typical) by suitable design of the PC board to which the CA3219E is soldered.

TRUTH TABLE

| ENABLE | IN | OUT |
| :---: | :---: | :---: |
| $H$ | $H$ | $L$ |
| $H$ | $L$ | $H$ |
| L | $X$ | $H$ |

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :


## ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{C C}}=\mathbf{5} \mathrm{V}$

| CHARACTERISTIC | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  |
| Output Leakage Current (ICEX) $V_{C E}=50 \mathrm{~V} \quad V_{I N}=0.8 \mathrm{~V}$ | - | 100 | $\mu \mathrm{A}$ |
| Output Sustaining Voltage $\mathrm{V}_{\mathrm{CE}}$ (sus) $I_{C}=100 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | 25 | - | V |
| Collector Emitter Saturation Voltage $\mathrm{V}_{\mathrm{CE}}$ (sat) $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA} \quad \mathrm{~V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ | - | 0.3 | V |
| $\mathrm{I}^{\mathrm{C}}=400 \mathrm{~mA} \quad \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}$ | - | 0.5 | V |
| $\mathrm{I}_{\mathrm{C}}=600 \mathrm{~mA} \mathrm{~V}_{\text {IN }}=2.4 \mathrm{~V}$ | - | 0.7 | V |
| Input Low Voltage VIL | - | 0.8 | V |
| Input Low Current IIL $\mathrm{V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | - | +10 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input High Voltage } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{C}}=600 \mathrm{~mA} \\ & \hline \end{aligned}$ | 2 | - | V |
| $\begin{aligned} & \hline \text { Input High Curient } \mathrm{I}_{\mathrm{H}} \\ & \mathrm{I}_{\mathrm{C}}=700 \mathrm{~mA} ; \mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V} \end{aligned}$ | - | 40 | $\mu \mathrm{A}$ |
| $\begin{array}{\|l} \text { Supply Current - All Outputs } \mathrm{ON}, \mathrm{I} \mathrm{CC}(\mathrm{ON}) \\ \mathrm{I}_{\mathrm{C}}=700 \mathrm{~mA} ; \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V} \\ \hline \end{array}$ | - | 80 | mA |
| Supply Current - All Outputs OFF, ICC(OFF) | - | 5 | mA |
| Clamp Diode Leakage Current IR $V_{\mathrm{R}}=50 \mathrm{~V}$ | - | 100 | $\mu \mathrm{A}$ |
| Clamp Diode Forward Voltage $\mathrm{V}_{\mathrm{F}}$ $I F=1 \mathrm{~A}$ | - | 1.5 | V |
| $\mathrm{IF}=1.5 \mathrm{~A}$ | - | 2 | V |
| Turn-On Delay tPHL Turn-Off Delay tpLH |  | 30 | $\mu \mathrm{s}$ |

CA3219E


Fig. 2 - Schematic of one input section.


## Speed-Control System

## Features

- Low power dissipation
- $I^{2} L$ control logic
- Power-ON reset
- On-chip oscillator for system time reference
- Single line command
- Amplitude encoded control signals
- Iransient compensated input commands
- Controlled acceleration mode
- Internal redundant brake and low speed disable
- Braking disable

The RCA-CA3228 is a monolithic $I^{2} L$ integrated circuit designed as an automotive speed-control system.
The system monitors vehicle speed and compares it to a set reference speed. Any deviation in vehicle speed causes a servo mechanism to open or close the engine throttle as required to eliminate the speed error. The reference speed is set by the driver to hold the existing speed and stored in a 9 -bit counter.

The reference speed can be altered by the ACCEL and COAST driver commands. The ACCEL command causes the vehicle to accelerate at a controlled rate while the

COAST command causes the servo to relax completely forcing the vehicle to slow down. Application of the brake causes the servo to relax immediately and places the system into the stand by mode while the RESUME command returns the vehicle to the last stored speed.

Vehicle speed and driver commands are input into the integrated circuit via external sensors. Actuators are needed to convert the output signals into the mechanical action necessary to control vehicle speed.
The CA3228 is supplied in a 24 -lead plastic package ( $E$ suffix).


TERMINAL ASSIGNMENT

## Linear Integrated Circuits

## CA3228

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$
DC SUPPLY VOLTAGE RANGE (VDD ..... 7.4 to 9 V
d Supply Current range (ldo) 7.5 to 25 mA
For $T_{A}=-40^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}$ 125 mW
For $T_{A}=55^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Derate linearly at $3.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
TEMPERATURE RANGE
OPERATING -40 to $+85^{\circ} \mathrm{C}$
EAD TEMPERATURE (DURING SOLDERING)
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. ..... $+265^{\circ} \mathrm{C}$
SWITCHING CHARACTERISTICS, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=7.4$ to 9 V
ACCEL Input Hold Time ............................................................................................................................................ 50 ms
COAST Input Hold Time ..... 50 ms
RESUME Input Hold Time ..... 330 ms
ON Input Hold Time ..... 50 ms
OFF Input Hold Time ..... 50 ms
INTERNAL OSCILLATOR FREQUENCY:
$\mathrm{C}=0.005 \mu \mathrm{~F}$ at $\operatorname{Pin} 5$ ..... $10,000 \mathrm{~Hz}$
Speed Input Frequency ..... 32 to 222 Hz
SYSTEM PERFORMANCE, $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=8.2 \mathrm{~V}, f_{M}=10 \mathrm{kHz}, f_{S}=2.22 \mathrm{~Hz} / \mathrm{mph}$
SPEED RESOLLUTION 0.45 mph
MINIMUM OPERATING SPEED ..... 25 mph
MAXIMUM STORED SPEED ..... 11 mph


Fig. 1-Block diagram for the CA3228.


Fig. 2 - Typical automotive speed-control application.

## Linear Integrated Circuits

## CA723, CA723C Types



## Voltage Regulators

For Regulated Outpui Voltages Adjustable from 2 V to 37 V at Output Currents up to 150 mA Without External Pass Transistors

## Features:

■ Up to 150 mA output current

- Positive and negative voltage regulation
- Regulation in excess of 10A with suitable pass transistors
- Input and output short-circuit protection
- Load and line regulation: 0.03\%
- Direct replacement for 723 and 723C industry types
■ Adjustable output voltage: 2 to 37 V


## Appllcations:

- Series and shunt voltage regulator
- Floating regulator
- Switching voltage regulator
- High-current voltage regulator
- Temperature controller

RCA-CA723 and CA723C are silicon monolithic integrated circuits designed for service as voltage regulators at output voltages ranging from 2 to 37 volts at currents up to 150 milliamperes.
Each type includes a temperature-compensated reference amplifier, an error amplifier, a power series pass transistor, and a current-limiting circuit. They also provide independently accessible inputs for adjustable current limiting and remote shutdown and, in addition, feature low standby current drain, low temperature drift, and high ripple rejection. The CA723 and CA723C may be used with positive and negative power supplies in a wide variety of series, shunt,
switching, and floating regulator applications. They can provide regulation at load currents greater than 150 milliamperes and in excess of 10 amperes with the use of suitable n-p-n or p-n-p external pass transistors.
The CA723 and CA723C are supplied in the 10-lead TO-5style package ( T suffix), and the 14 -lead dual-in-line plastic package (E suffix), and are direct replacements for industry types $723,723 \mathrm{C}, \mu \mathrm{A} 723$, and $\mu \mathrm{A} 723 \mathrm{C}$ in packages with similar terminal arrangements. They are also available in chip form ("H" suffix).
All types are rated for operation over the full militarytemperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.


Fig. 1 - Functional diagram of the CA723 and CA723C.

MAXIMUM RATINGS, Absolute-Maximum Values:

| DC SUPPLY VOLTAGE <br> (Between $\mathrm{V}^{+}$and $\mathrm{V}^{-}$Terminals) | 40 | V |
| :---: | :---: | :---: |
| PULSE VOLTAGE FOR $50-\mathrm{ms}$ |  |  |
| PULSE WIDTH <br> (Between $\mathrm{V}^{+}$and $\mathrm{V}^{-}$Terminals) | 50 | V |
| DIFFERENTIAL INPUT-OUTPUT |  |  |
| VOLTAGE | 40 | V |
| DIFFERENTIAL INPUT |  |  |
| VOLTAGE: |  |  |
| Between Inverting and NonInverting Inputs | $\pm 5$ | V |
| Between Non-Inverting |  |  |
| Input and $\mathrm{V}^{-}$. . . . . . . . . . . | 8 | v |
| CURRENT FROM ZENER D!ODE |  |  |
| TERMINAL ( $\mathrm{V}_{\mathbf{Z}}$ ) | 25 | mA |
| CURRENT FROM VOLTAGE |  |  |
| REFERENCE TERMINAL |  |  |
| ( $V_{\text {REF }}$ ) . . . . . . . . . . . . . | 15 | mA |



Fig. 2 - Terminal arrangement of the CA $723 T$ and CA723CT in the TO-5 style package.

| DEVICE DISSIPATION: <br> Up to $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}-$ |  |  |
| :---: | :---: | :---: |
| CA723T, CA723CT ......... 800 mW |  |  |
| CA723E, CA723CE .......... 1000 mW |  |  |
| Above $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}$ - |  |  |
| CA723T, CA723CT |  |  |
| CA723E, CA723CE |  |  |
| Derate linearly | 8.3 | mW/ |
| AMBIENT TEMPERATURE |  |  |
| RANGE (All Types): |  |  |
| Operating . . . . . . . . . . . . . . -55 to +125 |  |  |
| Storage . . . . . . . . . . . . . . . . -65 to +150 |  |  |
| LEAD TEMPERATURE |  |  |
| (During Soldering): |  |  |
| At a distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}$ |  |  |
| $(1.59 \pm 0.79 \mathrm{~mm})$ from case for |  |  |
| 10 seconds max. | +265 | c |



Fig. 3 - Terminal arrangement of the CA723E and CA723CE in the dual-in-line plastic package.


Fig. 4 - Equivalent schematic diagram of the CA723 and CA723C.

## Linear Integrated Circuits

## CA723, CA723C Types

ELECTRICAL CHARACTERISTICS at $T_{A}=25 \mathrm{C}, \mathrm{V}^{+}=\mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{i}}=12 \mathrm{~V}, \mathrm{~V}^{-}=0, \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V}$, $I_{L}=1 \mathrm{~mA}, \mathrm{C}_{1}=100 \mathrm{pF}, \mathrm{C}_{\text {REF }}=\mathbf{0}, \mathrm{R}_{\mathbf{S C P}}=0$, unless otherwise specified. Divider impedance $\mathrm{R}_{1} \mathrm{R}_{\mathbf{2}}$ at non-inverting input, Term. 5, $=10 \mathrm{k} \Omega$ (see Fig. 23).

$$
\frac{R_{1}+R_{2}}{}
$$

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA723 |  |  | CA723C |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Quiescent Regulator Current, I Q | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=0, \\ & \mathrm{~V}_{1}=30 \mathrm{~V} \end{aligned}$ | - | 2.3 | 3.5 | - | 2.3 | 4 | mA |
| Input Voltage Range, $\mathrm{V}_{1}$ |  | 9.5 | - | 40 | 9.5 | - | 40 | V |
| Output Voltage Range, $\mathrm{V}_{\mathrm{O}}$ |  | 2 | - | 37 | 2 | - | 37 | V |
| Differential InputOutput Voltage, $v_{1}-v_{0}$ |  | 3 | - | 38 | 3 | - | 38 | V |
| Reference Voltage, $V_{\text {REF }}$ |  | 6.95 | 7.15 | 7.35 | 6.8 | 7.15 | 7.5 | V |
| Line Regulation (See Note 1) | $\begin{aligned} & V_{1}=12 \\ & \text { to } 40 \mathrm{~V} \end{aligned}$ | - | 0.02 | 0.2 | - | 0.1 | 0.5 | \% $\mathrm{V}_{0}$ |
|  | $\begin{aligned} & V_{1}=12 \\ & \text { to } 15 \mathrm{~V} \end{aligned}$ | - | 0.01 | 0.1 | - | 0.01 | 0.1 |  |
|  | $\begin{aligned} & \mathrm{V}_{1}=12 \\ & \text { to } 15 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=-55 \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | - | - | 0.3 | - | - | - |  |
|  | $\begin{aligned} & V_{1}=12 \\ & \text { to } 15 \mathrm{~V}, \\ & T_{A}=O \text { to } \\ & 70^{\circ} \mathrm{C} \end{aligned}$ | - | - | - | - | - | 0.3 |  |
| Load Regulation (See Note 1) | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=1 \\ & \text { to } 50 \mathrm{~mA} \end{aligned}$ | - | 0.03 | 0.15 | - | 0.03 | 0.2 | \% $\mathrm{V}_{\mathrm{O}}$ |
|  | $\begin{aligned} & \mathrm{T}_{\mathrm{L}}=1 \\ & \text { to } 50 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=-55 \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | - | - | 0.6 | - | - | - |  |
|  | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=1 \\ & \text { to } 50 \mathrm{~mA}, \\ & \mathrm{~T}_{\mathrm{A}}=0 \\ & \text { to } 70^{\circ} \mathrm{C} \end{aligned}$ | - | - | - | - | - | 0.6 |  |
| Output-Voltage Temp. Coefficient, $\Delta \mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-55 \\ & \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | - | 0.002 | 0.015 | - | - | - | \%/ ${ }^{\circ} \mathrm{C}$ |
|  | $\begin{array}{\|l} \hline \mathrm{T}_{\mathrm{A}}=0 \\ \text { to } 70^{\circ} \mathrm{C} \\ \hline \end{array}$ | - | - | - | - | 0.003 | 0.015 |  |
| Ripple Rejection (See Note 2) | $\begin{aligned} & \mathrm{f}=50 \mathrm{~Hz} \\ & \text { to } 10 \mathrm{kHz} \end{aligned}$ | - | 74 | - | - | 74 | - | dB |
|  | $\begin{aligned} & f=50 \mathrm{~Hz} \text { to } \\ & 10 \mathrm{kHz}, \\ & \mathrm{C}_{\mathrm{REF}}=5 \mu \mathrm{~F} \end{aligned}$ | - | 86 | - | - | 86 | - |  |

ELECTRICAL CHARACTERISTICS (Cont'd)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA723 |  |  | CA723C |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Short-Circuit Limiting Current, ${ }^{\text {LLIM }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{SCP}}=10 \Omega, \\ & \mathrm{~V}_{\mathrm{O}}=0 \end{aligned}$ | - | 65 | - | - | 65 | - | mA |
| Equivalent Noise RMS <br> Output Voltage, $\mathrm{V}_{\mathrm{N}}$ (See Note 2) | $B W=100 \mathrm{~Hz}$ <br> to 10 kHz , <br> $C_{\text {REF }}=0$ | - | 20 | - | - | 20 | - | $\mu \mathrm{V}$ |
|  | $\begin{aligned} & \mathrm{BW}=100 \mathrm{~Hz} \\ & 10 \mathrm{kHz}, \\ & \mathrm{C}_{\text {REF }}=5 \mu \mathrm{~F} \end{aligned}$ | - | 2.5 | - | - | 2.5 | - |  |

Note 1: Line and load regulation specifications are given for condition of a constant chip temperature. For high-dissipation conditions, temperature drifts must be separately taken into account
Note 2: For $\mathrm{C}_{\text {REF }}$, see Fig. 23.

TYPICAL CHARACTERISTICS CURVES FOR TYPE CA723


Fig. 5 - Max. load current vs differential input output voltage.


Fig. 7 - Load regulation with current limiting.


Fig. 6 - Load regulation without current limiting.


Fig. 8 - Load regulation with current limiting.

## Linear Integrated Circuits

## CA723, CA723C Types

TYPICAL CHARACTERISTICS CURVES FOR TYPE CA723 (Cont'd)


Fig. 9 - Current limiting characteristics.


Fig. 10 - Quiescent current vs. input voltage.

TYPICAL CHARACTERISTICS CURVES FOR TYPE CA723C


Fig. 11 - Max. load current vs differential input output voltage CA723CT.


Fig. 13 - Load regulation without current limiting.


Fig. 15 - Current limiting characteristics.


OIFFERENTIAL INPUT-OUTPUT VOLTAGE $\left(V_{1} \cdot V_{0}\right)-\underset{92 c s .2418)}{(1)}$
Fig. 12 - Max. load current vs differential inputoutput voltage for CA723CE.


Fig. 14 - Load regulation with current limiting


Fig. 16 - Quiescent current vs. input voltage.

TYPICAL CHARACTERISTICS CURVES FOR TYPES CA723 AND CA723C


Fig. 17 - Load regulation vs. differential inputoutput voltage.


Fig. 19 - Line transient response.


Fig. 21 - Load transient response.


Fig. 18 - Line regulation vs. differential inputoutput voltage.


Fig. 20 - Current limiting characteristics vs.


Fig. 22 - Output impedance vs. frequency.


CIRCUIT PERFORMANCE OATA:
REOULATEO OUTPUT VOLTAGE
LINE REGULATION ( $\triangle V_{I}=3 \mathrm{~V}$ ) .
Note: R3 $-\frac{R_{1} R 2}{R_{1}+R 2}$ for minimum tempersture drith
Fig. 23 - Low-voltage ragulator circuit $V_{O}=2$ to 7 volts).


CIRCUIT PERFORMANCE DATA:
REQULATED OUTPUT VOLTAGE . . . 15 V
LINE REGULATION $\left(\triangle V_{1}=3 \mathrm{~V}\right) \ldots . .5 \mathrm{mV}$
LOAO REGULATION $(\triangle I L=50 \mathrm{~mA}) \cdots 4.5 \mathrm{mV}$
Nots: R3 $=\frac{R_{1} R 2}{R_{1}+R_{2}}$
R3 mey be elimuneted for minimum component count. grcs-24179
Fig. 24 - High-voltage regulator circuit $\mid V_{O}=\overline{7}$ to 37 volts).

## Power Control Circuits

## CA723, CA723C Types

TYPICAL APPLICATION CIRCUITS (Cont'd)


Fig. 25 - Negative-voltage regulator circuit.


Fig. 27 - Positive voltage-regulator circuit (with external p-n-p pass transistor).

Fig. 29 - Positive-floating regulator circuit.
 external n-p-n pass transistor).


Fig. 28 - Foldback current-limiting circuit.


Fig. 30 - Negative-floating regulator circuit.

TYPICAL APPLICATION CIRCUITS (Cont'd)


Fig. 31 - Remote shutdown regulator circuit with current limiting.


Fig. 32 - Shunt regulator circuit.

## CA1524, CA2524, CA3524 Types



# Regulating Pulse Width Modulator 

Features:<br>- Complete PWM power control circuitry<br>- Separate outputs for Single-ended or push-pull operation<br>- Line and load regulation of $0.2 \%$ typ.<br>- Internal reference supply with $1 \%$ max. oscillator and reference voltage variation over full temperature range<br>- Standby current of less than 10 mA<br>- Frequency of operation beyond<br>100 kHz

The RCA-CA1524, CA2524, and CA3524 are silicon monolithic integrated circuits designed to provide all the control circuitry for use in a broad range of switching regulator circuits.

The CA1524, CA2524, and CA3524 have all the features of the industry types SG1524, SG2524, and SG3524 respectively. A block diagram of the CA1524 Series is shown in Fig. 1. The circuit includes a zener voltage reference, transconductance error amplifier, precision R-C oscillator, pulsewidth modulator, pulse-steering flip-flop, dual alternating output switches, and current-limiting and shutdown circuitry. This device can be used for switching regulators of either polarity, transformercoupled dc-dc converters, transformerless voltage doublers, dc-ac power inverters, highly efficient variable power supplies, and polarity converters, as well as other power-control applications.

The CA1524 is specified for the military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

- Variable output dead time of 0.5 to $5 \mu \mathrm{~s}$
- Low $V_{C E}$ (sat) over the temperature range


## Applications:

- Positive and negative regulated supplies
- Dual-output regulators
- Flyback converters
- DC-DC transformer-coupled regulating converters
- Single ended DC-DC converters
- Variable power supplies

The CA2524 and CA3524 are specified for the commercial temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. All types operate over a supply voltage range of 8 to 40 V , have a rated operating temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and are supplied in 16 -lead dual-in-line plastic packages ( $E$-suffix). The CA3524 is available in chip form ( H suffix).
MAXIMUM RATINGS, Absolute-Maximum Values:
nput voltage
(BETWEEN VIN AND GROUND TERMINALS) ..... 40 V
OPERATING VOLTAGE RANGE (VIN TO GROUND) ..... 8to 40 V
OUTPUT CURRENT EACH OUTPUT: (TERMINALS 11,12 or 13,14) ..... 100 mA
OUTPUT CURRENT (REFERENCE REGULATOR) ..... 50 mA
OSCILLATOR CHARGING CURRENT ..... 5 mADEVICE DISSIPATION:Up to $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.1 W
Above $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ Derate linearly $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
OPERATING TEMPERATURE RANGE -55 to $+125^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE -65 to $+150^{\circ} \mathrm{C}$


TOP VIEW
TERMINAL ASSIGNMENT


Fig. 2-Open loop test circuit for CA1524 series.

## Linear Integrated Circuits

## CA1524, CA2524, CA3524 Types

## CIRCUIT DESCRIPTION

Voltage Reference Section (see Fig. 3).
The CA1524 Series contains an internal series voltage regulator employing a zener reference to provide a nominal 5 volts output, which is used to bias all internal timing and control circuitry. The output of this regulator is available at terminal 16 and is capable of supplying up to 50 mA . output current. For higher currents, the circuit of Fig. 3 may be used with an external p-n-p transistor and bias resistor. The internal regulator may be bypassed for operation from a fixed 5 volt supply by connecting both terminals 15 and 16 to the input voltage, which must not exceed 6 volts.


Fig. 3-Circuit for expanding the reference current capability.

Fig. 4 shows the temperature variation of the reference voltage with supply


Fig. 4-Typical reference voltage as a function of ambient temperature.
voltages of 8 to 40 volts and load currents up to 20 mA . Load regulation and line regulation curves are shown in Figs. 5 and 6 , respectively.

## Oscillator Section (see Fig. 3)

Transistors Q42, Q43 and Q44, in con. junction with an external resistor RT, establishes a constant charging current into an external capacitor $\mathrm{CT}_{\mathrm{T}}$ to provide a linear ramp voltage at terminal 7. The ramp voltage has a value that ranges from 0.6 to 3.5 volts and is used as the reference for the comparator in the device. The charging current is equal to ( 5 $\left.-2 V_{B E}\right) / R_{T}$ or approximately $3.6 / R_{T}$ and should be kept within the range of 30
$\mu \mathrm{A}$ to 2 mA by varying RT . The discharge time of $C_{T}$ determines the pulse width of the oscillator output pulse at terminal 3. This pulse has a practical range of $0.5 \mu \mathrm{~s}$ to $5 \mu \mathrm{~s}$ for a capacitor range of 0.001 to 0.1 $\mu \mathrm{F}$. The pulse has two internal uses: as a dead-time control or blanking pulse to the output stages to assure that both outputs


Fig. 5-Typical reference voltage as a function of reference output current.


Fig. 6-Typical reference voltage as a function of supply voltage.
cannot be on simultaneously and as a trigger pulse to the internal flip-flop which controls the switching. of the output between the two output channels. The output dead-time relationship is shown in Fig. 7. Pulse widths less than $0.5 \mu \mathrm{~s}$ may allow false triggering of one output by removing the blanking pulse prior to a stable state in the flip-flop.


Fig. 7-Typical output stage dead time as a function of timing capacitor value.

ELECTRICAL CHARACTERISTICS at $T_{A}=-55$ to $-125^{\circ} \mathrm{C}$ for CA1524.
0 to $+70^{\circ} \mathrm{C}$ for the CA2524 and CA3524: $\mathrm{V}^{+}=20 \mathrm{~V}$ and $f=20 \mathrm{kHz}$.
unless otherwise stated.

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA1524, CA2524 |  |  | CA3524 |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Reference Section: |  |  |  |  |  |  |  |  |
| Output Voltage: |  | 4.8 | 5.0 | 5.2 | 4.6 | 5.0 | 5.4 | V |
| Line Regulation | $\mathrm{V}+=8$ to 40 Volts | - | 10 | 20 | - | 10 | 30 | mV |
| Load Regulation | $\mathrm{I}_{\mathrm{L}}=0$ to 20 mA | - | 20 | 50 | - | 20 | 50 | mV |
| Ripple Rejection | $\mathrm{f}=120 \mathrm{~Hz}, \mathrm{~T} \mathrm{~A}=25^{\circ} \mathrm{C}$ | - | 66 | - | - | 66 | - | dB |
| Short Circuit Current Limit | $V_{\text {REF }}=0, T_{A}=25^{\circ} \mathrm{C}$ | - | 100 | - | - | 100 | - | mA |
| Temperature Stability | Over Operating <br> Temperature Range | - | 0.3 | 1 | - | 0.3 | 1 | \% |
| Long Term Stability | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 20 | - | - | 20 | - | $\mathrm{mV} / \mathrm{khr}$ |
| Oscillator Section: |  |  |  |  |  |  |  |  |
| Maximum Frequency | $\begin{gathered} \mathrm{C}_{\mathrm{T}}=0.001 \mu \mathrm{~F} \\ \mathrm{R}_{\mathrm{T}}=2 \mathrm{kQ} \\ \hline \end{gathered}$ | - | 300 | - | - | 300 | - | kHz |
| Initial Accuracy | $\mathrm{R}_{\mathrm{T} \text { and } \mathrm{C}_{\text {T }} \text { constant }}$ | - | 5 | - | - | 5 | - | \% |
| Voltage Stability | $\begin{gathered} \mathrm{V}+=8 \text { to } 40 \text { Volts, } \\ \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | - | - | 1 | - | - | 1 | \% |
| Temperature Stability | Over Operating Temperature Range | - | - | 2 | - | - | 2 | \% |
| Output Amplitude | Term.3, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 3.5 | - | - | 3.5 | - | V |
| Output Pulse Width | $\begin{gathered} \mathrm{C}_{\mathrm{T}}=0.01 \mu \mathrm{~F} \\ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{gathered}$ | - | 0.5 | - | - | 0.5 | - | $\mu \mathrm{S}$ |
| Error Amplifier Section: |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $\mathrm{V}_{\text {CM }}=2.5$ Volts | - | 0.5 | 5 | - | 2 | 10 | mV |
| Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=2.5$ Volts | - | 1 | 10 | - | 1 | 10 | $\mu \mathrm{A}$ |
| $\begin{array}{\|c\|} \hline \text { Open Loop } \\ \text { Voltage Gain } \\ \hline \end{array}$ |  | 72 | 80 | - | 60 | 80 | - | dB |
| Common Mode Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.8 | - | 3.4 | 1.8 | - | 3.4 | V |
| Common Mode Rejection Ratio | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 70 | - | - | 70 | - | dB |
| Small Signal Bandwidth | $\begin{aligned} & \mathrm{AV}=\mathrm{OdB}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 3 | - | - | 3 | - | MHz |
| Output Voltage | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.5 | - | 3.8 | 0.5 | - | 3.8 | V |

If a small value of $C_{T}$ must be used, the pulse width can be further expanded by the addition of a shunt capacitor in the order of 100 pF but no greater then 1000 pF , from terminal 3 to ground. When the oscillator output pulse is used as a sync input to an oscilloscope, the cable and input capacitances may increase the pulse width slightly. A $2 \mathrm{k} \Omega$ resistor at terminal 3 will usually provide sufficient decoupling of the cable. The upper limit of the pulse width is determined by the maximum duty cycle acceptable. To provide an expansion of the dead time without loading the oscillator, the circuit of Fig. 8 may be used.


Fig. 8-Circuit for expansion of dead time.
The oscillator period is determined by $\mathrm{RT}_{\mathrm{T}}$ and $C_{T}$, with an approximate value of $t=R_{T} C_{T}$, where $R_{T}$ is in ohms, $C_{T}$ is in $\mu \mathrm{F}$, and t is in $\mu \mathrm{s}$. Excess lead lengths, which produce stray capacitances, should be avoided in connecting RT and

## Linear Integrated Circuits

## CA1524, CA2524, CA3524 Types



Fig. 9-Schematic diagram (continued on next page).


Fig. 9-Schematic diagram (continued from previous page).

## Linear integrated Circuits

CA1524, CA2524, CA3524 Types
ELECTRICAL CHARACTERISTICS at $T_{A}=-55$ to $+125^{\circ} \mathrm{C}$ for CA1524,
0 to $+70^{\circ} \mathrm{C}$ for the CA2524 and CA3524; $\mathrm{v}^{+}=20 \mathrm{~V}$ and $f=20 \mathrm{kHz}$, unless otherwise stated.

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA1524, CA2524 |  |  | CA3524 |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Comparator Section: |  |  |  |  |  |  |  |  |
| Duty Cycle | \% Each Output On | 0 | - | 45 | 0 | - | 45 | \% |
| Input Threshold | Zero Duty Cycle | - | 1 | - | - | 1 | - | V |
| Input Threshold | Max. Duty Cycle | - | 3.5 | - | - | 3.5 | - | V |
| Input Bias Current |  | - | 1 | - | - | 1 | - | $\mu \mathrm{A}$ |
| Current Limiting Section: |  |  |  |  |  |  |  |  |
| Sense Voltage | $\begin{aligned} & \text { Term. } 9=2 \mathrm{~V} \text { with } \\ & \text { Error Amplifier Set } \\ & \text { for Max Out, } \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 190 | 200 | 210 | 180 | 200 | 220 | mV |
| Sense Voltage T.C. |  | - | 0.2 | - | - | 0.2 | - | $\mathrm{mV}{ }^{10} \mathrm{C}$ |
| Common Mode Voltage |  | -1 | - | +1 | -1 | - | +1 | V |
| Output Section: (Each Output) |  |  |  |  |  |  |  |  |
| Collector-Emitter Voltage |  | 40 | - | - | 40 | - | - | V |
| Collector Leakage Current | $V_{C E}=40 \mathrm{~V}$ | - | 0.1 | 50 | - | 0.1 | 50 | $\mu \mathrm{A}$ |
| Saturation Voltage | $\begin{aligned} & \mathrm{V}+=40 \mathrm{~V} \\ & \mathrm{I} C=50 \mathrm{~mA} \end{aligned}$ | - | 0.8 | 2 | - | 0.8 | 2 | V |
| Emitter Output Voltage | $\mathrm{V}+=20 \mathrm{~V}$ | 17 | 18 | - | 17 | 18 | - | V |
| Rise Time | $\begin{aligned} \mathrm{R}_{\mathrm{C}} & =2 \mathrm{~K} \Omega \\ \mathrm{~T}_{\mathrm{A}} & =25^{\circ} \mathrm{C} \end{aligned}$ | - | 0.2 | - | - | 0.2 | - | $\mu \mathrm{S}$ |
| Fall Time | $\begin{aligned} \mathrm{R}_{\mathrm{C}} & =2 \mathrm{KQ} \\ \mathrm{~T}_{\mathrm{A}} & =25^{\circ} \mathrm{C} \end{aligned}$ | - | 0.1 | - | - | 0.1 | - | $\mu \mathrm{S}$ |
| Total Standby Current: *is | $\mathrm{V}+=40 \mathrm{~V}$ | - | 4 | 10 | - | 4 | 10 | .mA |

* Excluding oscillator charging current, error and current limit dividers, and with outputs open.
$\mathrm{C}_{\mathrm{T}}$ to their respective terminals. Fig. 10 provides curves for selecting these values for a wide range of oscillator periods. For series regulator applications, the two outputs can be connected in parallel for an effective $0-90 \%$ duty cycle with the output stage frequency the same as the oscillator frequency. Since the outputs are separate, push-pull and flyback applications are possible. The flip-flop divides the frequency such that the duty cycle of each output is $0.45 \%$ and the overall frequency is half that of the oscillator. Curves of the output duty cycle as a function of the voltage at terminal 9 are shown in Fig. 11. To synchronize two or more CA1524's, one must be designated as master, with $\mathrm{RT}_{\mathrm{C}} \mathrm{C}_{\mathrm{T}}$ set for the correct period. Each of the remaining units (slaves) must have a $\mathrm{C}_{\mathrm{T}}$ of $1 / 2$ the value used in the master and approximately a $10 \%$ longer $R_{T} C_{T}$ period than the master. Connecting terminal 3
together on all units assures that the master output pulse, which occurs first and has a wider pulse width, will reset the slave units.


Fig. 10-Typical oscillator period as a function of $R_{T}$ and $C_{T}$.


Fig. 11-Typical duty cycle as a function of comparator voltage (at terminal 9).

## Error Amplifler Section (see Fig. 9)

The error amplifier consists of a differential pair (Q56, Q57) with an active load (Q61 and Q62) forming a differential transconductance amplifier. Since Q61 is driven by a constant current source, Q62, the output impedance Rout, terminal 9 , is very high ( $\cong 5 \mathrm{M} \Omega$ ).
The gain is:

$$
A V=g_{m} R=8 I_{C} R / 2 K T=10^{4}
$$

where $R=\frac{R_{\text {out }} R_{L}}{R_{\text {out }}+R_{L}}, R_{L}=\infty, A V \cong 10^{4}$
Since $R_{\text {out }}$ is extremely high, the gain can be easily reduced from a nominal 104 ( 80 dB ) by the addition of an external shunt resistor from terminal 9 to ground as shown in Fig. 12.


Fig. 12-Open-loop error amplifier response characteristics.

The output amplifier terminal is also used to compensate the system for ac stability. The frequency response and phase shift curves are shown in Fig. 12. The uncompensated amplifier has a single pole at approximately 250 Hz and a unity gain cross-over at 3 MHz .
Since most output filter designs introduce one or more additional poles at a lower frequency, the best network to stabilize the system is a series RC combination at terminal 9 to ground. This net-
work should be designed to introduce a zero to cancel out one of the output filter poles. A good starting point to determine the external poles is a 1000 pF capacitor and a variable series $50 \mathrm{k} \Omega$ potentiometer from terminal 9 to ground. The compensation point is also a convenient place to insert any programming signal to override the error amplifier. Internal shutdown and current limiting are also connected at terminal 9. Any external circuit that can sink $200 \mu \mathrm{~A}$ can pull this point to ground and shut off both output drivers.
While feedback is normally applied around the entire regulator, the error amplifier can be used with conventional operational amplifier feedback and will be stable in either the inverting or noninverting mode. Input common-mode limits must be observed; if not, output signal inversion may result. The internal 5 -volt reference can be used for conventional regulator applications if divided as shown in Fig. 13. If the error amplifier is connected as a unity gain amplifier, a fixed duty cycle application results.


Fig. 13-Error amplifier biasing circuits.

## Current Limiting Section (see Fig. 9)

The current limiting section consists of two transistors (Q64, Q66) connected to the error amplifier output terminal. By matching the base-to-emitter voltages of Q64 and Q66 and assuming negligible voltage drop across R51:

$$
\begin{aligned}
V_{\text {THRESHOLD }}= & V_{B E}(Q 64)+I(Q 65) \\
& R_{53}-V_{B E}(Q 66) \\
= & I(Q 65) R_{53} \cong 200 \mathrm{mV}
\end{aligned}
$$

Although this circuit provides a small threshold with a negligible temperature coefficient, some limitations to its use must be considered. The circuit has a $\pm 1$ volt common mode range which requires sensing in the ground line. The other factor to consider is that the frequency compensation provided by $\mathrm{R}_{51} \mathrm{C}_{3}$ and Q64 produces a roll-off pole at approximately 300 Hz .

## CA1524, CA2524, CA3524 Types

Due to the low gain of this circuit, there is a transition region as the current-limit amplifier takes over pulse width control from the error amplifier. For testing purposes, the threshold is defined as the input voltage to the current-limiting amplifier to get $25 \%$ duty cycle with the error amplifier signaling maximum duty cycle.
In addition to constant current limiting, terminals 4 and 5 may also be used in transformer-coupled circuits to sense primary current and shorten an output pulse, should transformer saturation occur (see Fig. 23). Another application is to ground terminal 5 and use terminal 4 as an additional shutdown terminal: i.e. the output will be off with terminal 4 open and on when it is grounded. Finally, foldback current limiting can be provided with the network of Fig. 14. This circuit can reduce the short-circuit current (ISC) to approximately $1 / 3$ the maximum available output current (IMAX).


Fig. 14-Foldback current limiting circuit used to reduce power dissipation under shorted output conditions.

## Output Section (see Fig. 9)

The CA1524 Series outputs are two identical n-p-n transistors with both collectors and emitters uncommitted. Each output transistor has antisaturation circuitry that enables a fast transient response for the wide range of oscillator frequencies. Current limiting of the output section is set at 100 mA for each output and 100 mA total if both outputs are paralleled. Having both emitters and collector available provides the versatility to drive either n-p-n or p-n-p external transistors. Curves of the output saturation voltage as a function of temperature and output current are shown in Figs. 15 and 16 respectively.

There are a number of output configurations possible in the application of the CA1524 to voltage regulator circuits which fall into three basic classifications:

1. Capacitor-diode coupled voltage multipliers
2. Inductor-capacitor single-ended circuits
3. Transformer-coupled circuits


Fig. 15-Typical output saturation voltage as function of ambient temperature.


Fig. 16-Typical output saturation voltage as a function of outout current.

Examples of these configurations are shown in Fig. 17, 18, and 19. In each case, the switches can be either the output transistors in the CA1524 or added external transistors, depending on the load current requirements.


Fig. 17-Capacitor-diode coupled voltage multiplier output stages. (Note: Diode D1 is necessary to prevent reverse emitter-base breakdown of transistor switch $S_{A}$ ).


Fig. 18-Single-ended inductor circuits where the two outputs of the 1524 are connected in parallel.

TABLE I - Input vs. Output voltage, and Feedback Resistor Values for $\mathrm{IL}=40 \mathrm{~mA}$. (For capacitor-diode output circuit in Fig. 20)

| $V_{0}$ <br> $(V)$ | $R 2$ <br> $(k \Omega)$ | $V+($ min. $)$ <br> $(V)$ |
| :--- | :---: | :---: |
| -0.5 | 6 | 8 |
| -2.5 | 10 | 9 |
| -3 | 11 | 10 |
| -4 | 13 | 11 |
| -5 | 15 | 12 |
| -6 | 17 | 13 |
| -7 | 19 | 14 |
| -8 | 21 | 15 |
| -9 | 23 | 16 |
| -10 | 25 | 17 |
| -11 | 27 | 18 |
| -12 | 29 | 19 |
| -13 | 31 | 20 |
| -14 | 33 | 21 |
| -15 | 35 | 22 |
| -16 | 37 | 23 |
| -17 | 39 | 24 |
| -18 | 41 | 25 |
| -19 | 43 | 26 |
| -20 | 45 | 27 |

## CA1524, CA2524, CA3524 Types



Fig. 19-Transformer-coupled outputs.

## APPLICATIONS

Capacitor-Diode Output Circuit
A capacitor-diode output filter is used in Fig. 20 to convert +15 Vdc to -5 Vdc at output currents up to 50 mA . Since the output transistors have built-in current limiting, no additional current limiting is needed. Table 1 gives the required minimum input voltage and feedback resistor values, $\mathrm{R}_{2}$, for an output voltage


Fig. 20-Capacitor-diode output circuit.

## Linear Integrated Circuits

## CA1524, CA2524, CA3524 Types

range of -0.5 V to -20 V with an output current of 40 mA .

## Single-Ended Switching Regulator

The CA1524 in the circuit of Fig. 21 has both output stages connected in parallel to produce an effective $0-90 \%$ duty cycle. Transistor Q1 is pulsed on and off by these output stages. Regulation is achieved from the feedback provided by R1 and R2 to the error amplifier which adjusts the on-time of the output transistors according to the load current being drawn. Various output voltages can be obtained by adjusting R1 and R2. The use of an output inductor requires an R-C phase compensation network to stabilize the system. Current limiting is set at 1.9 amperes by the sense resistor R3.

## Flyback Converter

Fig. 22 shows a flyback converter circuit for generating a dual 15 -volt output at 20 mA from a 5 -volt regulated line. Reference voltage is provided by the input and the in. ternal reference generator is unused. Current limiting in this circuit is accomplished by sensing current in the primary line and resetting the soft-start circuit.

## Push-Pull Converter

The output stages of the CA1524 provide the drive for transistors Q1 and Q2 in the push-pull application of Fig. 23. Since the internal flip-flop divides the oscillator frequency by two, the oscillator must be set at twice the out put frequency. Current limiting for this circuit is done in the primary of transformer T1 so that the pulse width will be reduced if transformer saturation should occur.


Fig. 21-Single-ended LC switching regulator circuit.


Fig. 22-Flyback converter circuit.


Fig. 23-Push-pull transformer-coupled converter.

## Low-Frequency Pulse Generator

Fig. 24 shows the CA1524 being used as a low-frequency pulse generator. Since all components (error amplifier, oscillator, oscillator reference regulator, output transistor drivers) are on the IC, a regulated 5 V (or 2.5 V ) pulse of $0 \%-45 \%$ (or $0 \%-90 \%$ ) on time is possible over a frequency range of 150 to 500 Hz . Switch $\mathrm{S}_{1}$ is used to go from a 5-V output pulse ( $\mathrm{S}_{1}$ closed) to a 2.5V output pulse ( $S_{1}$ open) with a duty cycle range of $0 \%$ to $45 \%$. The output frequency will be roughly half of the oscillator frequency when the output transistors are not connected in parallel ( 75 Hz to 250 Hz respectively). Switch $\mathrm{S}_{2}$ will allow both output stages to be paralleled for an effective duty cycle of $0 \%-90 \%$ with the output frequency range from 150 to 500 Hz . The frequency is adjusted by $\mathrm{R}_{1}$; the duty cycle is controlled by $\mathrm{R}_{2}$.

## Efficient Laboratory Power Supply

The CA1524 as a highly-efficient laboratory supply is shown in Fig. 25. The output voltage can range from 7 to 30 volts for an input voltage range from 33 to 40 volts. Output current of up to 5 amperes is possible. The circuit operates as follows: The two output transistors of the CA1524 are connected in parallel to achieve a maximum duty cycle of $90 \%$. They drive the 2N6650 p-n-p Darlington transistor. The error amplifier's input terminal, pin 1 , is first adjusted to 3.4 volts through divider $\mathrm{R}_{3}, \mathrm{R}_{4}$ and $R_{5} . R_{4}$ is provided so the maximum output can be varied. For this application, the maximum output voltage is 30 volts. The internal reference level of the CA1524's reference regulator is varied, via $R_{7}$, over the amplifier's input span. This in turn varies the comparator voltage at pin 9 from a level of 0.5 to 3.8 volts, thus moving the


Fig. 24-Low-frequency pulse generator.

## Linear Integrated Circuits

## CA1524, CA2524, CA3524 Types

output section's on time. Since the reference level is varied, the feedback voltage will track that level and cause the output voltage to change respectively in track with the reference's change at pin 2 Digital Readout Scale
The CA1524 can be used as the driving source for an electronic scale application The circuit shown in Figs. 26 and 27 uses half ( $Q_{2}$ ) of the CA1524 output in a lowvoltage switching regulator (2.2 V) application to drive the LED's displaying the weight. The remaining output stage $\left(Q_{1}\right)$ is used as a driver for the sampling plates PL1 and PL2. Since the CA1524 contains a 5 -volt internal regulator and a wide operating range of 8 to 40 volts, a single 9 -volt battery can power the total system. The two plates, PL1 and PL2, are driven with opposite phase signals (frequency held constant but duty cycle may change) from the pulse-width
modulator IC (1524). The sensor, S , is located between the two plates. Plates PL1, $S$ and PL2 form an effective capacitance bridge-type divider network. As plate $S$ is moved according to the object's weight, a change in capacitance is noted between PL1, S and PL2. This change is reflected as a voltage to the ac amplifier (CA3160). At the null position the signals from PL1 and PL2 as detected by $S$ are equal in amplitude, but opposite in phase. As $S$ is driven by the scale mechanism down toward PL2, the signal at $S$ becomes greater. The CA3160 ac amplifier provides a buffer for the small signal change noted at S . The output of the CA3160 is converted to a dc voltage by a peak-to-peak detector. A peak-to-peak detector is needed, since the duty cycle of the sampled waveform is subject to change. The detector output is filtered further and displayed via the CA3161E and CA3162E digital readout system, indicating the weight on the scale.


Fig. 25-The CA 1524 used as a OA-5A, 7-30-V laboratory supply.


92CM-33242

Fig. 26-Basic digital readout scale.


Fig. 27-Schematic diagram of digital readout scale.

## Linear Integrated Circuits

## CA1524, CA2524, CA3524 Types



Dimensions and pad layout for CA3524H chip.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

The layout represents a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.


Fig. 27-Schematic diagram of digital readout scale.


## Positive Voltage Regulators

For Regulated Voltages from 1.7 V to 46 V at Currents up to 100 mA

## Applications

- Shunt voltage regulator


## Features

- Up to 100 mA output current
- Input and output short-circuit protection
- Load and line regulation: 0.025\%
- Pin compatible with LM100 Series
- Adjustable output voltage
- Current regulator
- Switching voltage regulator
- High-current voltage regulator
- Combination positive and negative voltage regulator
- Dual tracking regulator

RCA-CA3085, CA3085A, and CA3085B are silicon monolithic integrated circuits designed specifically for service as voltage regulators at output voltages ranging from 1.7 to 46 volts at currents up to 100 milliamperes.

A block diagram of the CA3085 Series is shown in Fig. 1. The diagram shows the connecting terminals that provide access to the regulator circuit components. The voltage regulators provide important features such as: frequency compensation, short-circuit protection, temperaturecompensated reference voltage, current limiting, and booster input. These devices are useful in a wide range of applications for regulating high-current, switching, shunt, and positive and negative voltages. They are also applicable for current and dual-tracking regulation.

The CA3085A and CA3085B have output current capabilities up to 100 mA and the CA3085 up to 12 mA without the use of external pass transistors. However, all the devices can provide voltage regulation at load currents greater than 100 mA with the use of suitable external pass transistors. The CA3085 Series has an unregulated input voltage ranging from 7.5 to 30 V (CA3085), 7.5 to 40 V (CA3085A), and 7.5 to 50 V (CA3085B) and a minimum regulated output voltage of 26 V (CA3085), 36 V (CA3085A), and 46 V (CA3085B).
The CA3085A is unilaterally interchangeable with the CA3055.

These types are supplied in the 8 -lead TO-5 style package (CA3085, CA3085A, CA3085B, and the 8 -lead TO-5 with dual-in-line formed leads ("DIL-CAN", CA 3085S, CA 3085AS, CA3085BS). The CA 3085 is also supplied in the 8 -lead dual-in-line plastic package ("MINI-DIP", CA3085E), and in chip form (CA3085H).

| Type | ViN <br> Range <br> $V$ | VOUT <br> Range <br> $V$ | Max <br> IOUT <br> $m A$ | Max. Load <br> Regulation <br> $\%$ VoUT |
| :---: | :---: | :---: | :---: | :--- |
| CA3085 | 7.5 to 30 | 18 to 26 | $12^{\circ}$ | 0.1 |
| CA3085A | 7.5 to 40 | 1.7 to 36 | 100 | 0.15 |
| CA3085B | 7.5 to 50 | 1.7 to 46 | 100 | 0.15 |

* This value may be extended to 100 mA ; however, regulation is not specitied beyond 12 mA .


Fig.1-Block diagram of CA3085 Series.

## CA3085, CA3085A, CA3085B Types

MAXIMUM RATINGS, ABSOLUTE-MAXIMUM VALUES at $T_{A}=\mathbf{2 5}^{\circ} \mathrm{C}$
POWER DISSIPATION: WITHOUT HEAT SINK $\mid$ WITH HEAT SINK (TO-5 ONLY)

| up to $\mathrm{T}_{A}=55^{\circ} \mathrm{C} \ldots \ldots \ldots \ldots 630 \mathrm{~mW}$ | up to $\mathrm{T}_{\mathrm{C}}=55^{\circ} \mathrm{C} \ldots 1.6 \mathrm{~W}$ |
| :--- | :--- |
| above $\mathrm{T}_{A}=55^{\circ} \mathrm{C} \quad$ derate linearly @6.67 mW $/{ }^{\circ} \mathrm{C}$ | above $\mathrm{T}_{\mathrm{C}}=55^{\circ} \mathrm{C} \ldots$. derate linearly at | $16.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

TEMPERATURE RANGE:

| Operating | -55 to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage | -65 to $+150^{\circ} \mathrm{C}$ |

UNREGULATED INPUT VOLTAGE:

| CA3085 | 30 V |
| :---: | :---: |
| CA3085A | 40 V |
| CA3085B | 50 V |

LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch ( $159 \pm 079 \mathrm{~mm}$ )
from case for 10 seconds max. . . . . . . . . $+265^{\circ} \mathrm{C}$

Maximum Voltage Ratings
The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical Terminal No. 7 and horizontal Terminal No. 1 is +3 to -10 volts.

MAXIMUM CURRENT RATINGS

| TERM <br> INAL <br> No. | IIN <br> mA | IOUT <br> mA |
| :---: | :---: | :---: |
| 5 | 10 | 1.0 |
| 6 | 1.0 | -0.1 |
| 7 | 1.0 | -1.0 |
| 8 | 0.1 | 10 |
| 1 | 20 | 150 |
| 2 | 150 | 60 |
| 3 | 150 | 60 |
| 4 | - | - |



Fig.2-Schematic diagram of CA3085 Series.

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS |  |  | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Test Circuit <br> Fig. No. | $T_{A}=25^{\circ} \mathrm{C}$ <br> [Unless indicated otherwise] |  | CA3085 |  |  | CA3085A |  |  | CA3085B |  |  |  |
|  |  |  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Reference Voltage | $V_{\text {REF }}$ | 4 | $V^{+} 1 N=15 V$ |  | 1.4 | 1.6 | 1.8 | 1.5 | 1.6 | 17 | 1.5 | 16 | 1.7 | V |
| Quiescent Regulator Current | 'quiescent | 4 | $V^{+}$IN $=30 \mathrm{~V}$ |  | - | 3.3 | 4.5 | - | - | - | - | - | - | mA |
|  |  |  | $\mathrm{V}^{+} \mathrm{IN}^{+}=40 \mathrm{~V}$ |  | - | - | - | - | 3.65 | 5 | - | - | - |  |
|  |  |  | $\mathrm{V}^{+} 1 \mathrm{~N}=50 \mathrm{~V}$ |  | - | - | - | - | - | - | - | 4.05 | 7 |  |
| Input Voltage Range | $V_{\text {IN }}$ (range $)$ | - | - |  | 7.5 | - | 30 | 75 | - | 40 | 7.5 | - | 50 | V |
| Maximum Output Voltage | VO(max.) | 4 | $V^{+} I N=30,4 U, 50 \mathrm{~V} \#: R_{L}=365 \Omega$ <br> Term. No. 6 to Gnd. |  | 26 | 27 | - | 36 | 37 | - | 46 | 47 | - | V |
| Minimum Output Voltage | $V_{0}(m i n$. | 4 | $\mathrm{V}^{+}{ }^{+} \mathrm{N}=30 \mathrm{~V}$ |  | - | 16 | 1.8 | - | 1.6 | 17 | - | 1.6 | 17 | V |
| Input Output Voltage Differential | VIN.VOUT | - | - |  | 4 | $\rightarrow$ | 28 | 4 | - | 38 | 3.5 | - | 48 | V |
| Limiting Current | ILIM | 7 | $\begin{aligned} & \mathrm{V}^{+} I N=16 \mathrm{~V} \cdot \mathrm{~V}^{+} \text {OUT }=10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{SCP}}=6 \Omega \end{aligned}$ |  | - | 96. | 120 | $\rightarrow$ | 96 | 120 | - | 96 | 120 | mA |
| Load Regulation ${ }^{\bullet}$ | - | - | $\mathrm{I}_{\mathrm{L}}=1$ to $100 \mathrm{~mA}, \mathrm{R}_{\text {SCP }}=0$ |  | - | $\cdots$ | - | - | 0025 | 0.15 | - | 0025 | 0.15 | \%VOUT |
|  |  | - | $\begin{gathered} \mathrm{I}_{\mathrm{L}}=1 \text { to } 100 \mathrm{~mA}, \mathrm{RSCP}=0 \\ T_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{gathered}$ |  | - | $\sim$ | - | - | 0035 | 06 | - | 0.035 | 0.6 |  |
|  |  | - | $\mathrm{I}_{\mathrm{L}}=1$ to $12 \mathrm{~mA}, \mathrm{R}_{\text {SCP }}=0$ |  | - | 0.003 | 01 | - | - | - | - | - | - |  |
| Line Regulation ${ }^{\text {* }}$ | - | - | $L_{L}=1 \mathrm{~mA}, R_{S C P}=0$ |  | - | 0.025 | 01 | - | 0025 | 0.075 | - | 0.025 | 004 | \%/V |
|  |  | - | $\begin{aligned} & \mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}, \mathrm{R}_{\mathrm{SCP}}=0 \\ & \mathrm{~T}_{\mathbf{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ |  | - | 0.04 | 0.15 | - | 0.04 | 0.1 | - | 0.04 | 0.08 |  |
| Equivalent Noise Output Voltage | VNOISE | 11 | $V^{+} I N=25 V$ | $\mathrm{C}_{\text {REF }}=0$ | $\rightarrow$ | 0.5 | - | - | 05 | - | - | 0.5 | - | $m \vee p \cdot p$ |
|  |  |  |  | $\mathrm{C}_{\text {REF }}=0.22 \mu \mathrm{~F}$ | - | 0.3 | - | - | 03 | - | - | 0.3 | - |  |
| Ripple Rejection | - | 12 | $\begin{aligned} & V^{+} I N=25 V \\ & f=1 \mathrm{kHz} \end{aligned}$ | $\mathrm{C}_{\text {REF }}=0$ | - | 50 | - | - | 50 | - | 45 | 50 | $\rightarrow$ | dB |
|  |  |  |  | $C_{\text {REF }}=2 \mu \mathrm{~F}$ | - | 56 | - | - | 56 | - | 50 | 56 | - |  |
| Output Resistance | 'o | 12 | $\mathrm{V}^{+} \mathrm{IN}=25 \mathrm{~V}, \mathrm{I}=1 \mathrm{kHz}$ |  | - | 0075 | 11 | - | 0075 | 0.3 | - | 0.075 | 0.3 | $\Omega$ |
| Temperature Coef. ficient of Reference and Output Voltages | $\triangle V_{R E F}$. $\Delta V_{0}$ | - | $\mathrm{I}_{\mathrm{L}}=0 . V_{\text {REF }}=16 \mathrm{~V}$ |  | - | 0.0035 | - | - | 0.0035 | - | - | 0.0035 | - | \%/ ${ }^{\circ} \mathrm{C}$ |
| Load Transient Recoverv Time: Turn On Turn Off | ${ }^{\mathrm{t}} \mathrm{ON}$ | 16 | $V^{+}$IN $=25 \mathrm{~V} .+50 \mathrm{~mA}$ Step |  | - | 1 | - | - | 1 | - | - | 1 | - | $\mu \mathrm{s}$ |
|  | ${ }^{\text {t }}$ OFF |  | $\mathrm{V}^{+} \mathrm{IN}^{+}=25 \mathrm{~V},-50 \mathrm{~mA} \mathrm{Step}$ |  | - | 3 | - | - | 3 | - | - | 3 | - | $\mu \mathrm{s}$ |
| Line Transient Recovery Time Turn On | ${ }^{1} \mathrm{ON}$ | - | $V^{+} \mid N=25 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, 2 \mathrm{~V}$ Step |  | - | 08 | - | - | 0.8 | - | - | 0.8 | - | $\mu s$ |
| Turn Off | ${ }^{\text {t }} \mathrm{OFF}$ | - |  |  | - | 0.4 | - | - | 0.4 | - | - | 04 | -- | $\mu \mathrm{s}$ |

[^36]
$v_{\text {OUT }}=35 \mathrm{~V}$ to $20 \mathrm{~V}(0 \mathrm{TO} 90 \mathrm{~mA})$
REGULATION $=02 \%$ (LINE AND LOAD)
92Cs-18093
RIPPLE < 0.5 mV AT FULL LOAD
Fig.3-Application of the CA3085 Series in a typical power supply.

## Linear Integrated Circuits

## CA3085, CA3085A, CA3085B Types

TEST CIRCUITS AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES


Fig.4-Test circuit for $V_{R E F}$, Iquiescent, VOUT(max.), VOUT(min.).


Fig.5-Iquiescent vs. $V_{I N}^{+}$


Fig.6-Normalized Iquiescent vs. $T_{A}$.


Fig.7-Test circuit for limiting current


Fig. $8-I_{L I M}$ vs. $T_{A}$


Fig.9-Load regulation characteristics.

## CA3085, CA3085A, CA3085B Types

TEST CIRCUITS AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES


Fig. 10-Line regulation temperature characteristics.


Fig.12-Test circuit for ripple rejection and output resistance.


Fig. $13-r_{0}$ vs. $f$.


Fig.14-Normalized ro vs. $T_{A}$.

## Linear Integrated Circuits

## CA3085, CA3085A, CA3085B Types

## TEST CIRCUIT AND TYPICAL CHARACTERISTICS CURVES FOR CA3085 SERIES



Fig. 15-Temperature coefficient of $V_{\text {REF }}$ and Vour.


Fig.17-Dissipation limitation (VIN-VOUT vs. IOUT).


Fig.16-Turn-on and turn-off recovery time test circuit with associated waveforms.


Fig.18-Typical high-current voltage regulator circuit.


Fig.19-Typical current regulator circuit.


DI RCA-1N1763A OR EOUIVALENT
OI RCA-2NS322 OR EOUIVALENT
$\cdot \mathbf{R I}^{\prime}=0.7 \mathrm{~L}$ (max.)
Fig.20-Typical switching regulator circuit.

Linear Integrated Circuits
CA3058, CA3059, CA3079


## Zero-Voltage Switches

## For 50/60 and 400 Hz Thyristor Control Applications

## Appilcations:

- Relay control
- Valve control
- Synchronous switching of flashing lights
- On-off motor switching
- Differential comparator with self-contained power supply for industrial applications
- Photosensitive control
- Power one-shot control
- Heater control
- Lamp control

The RCA-CA3058, CA3059, and CA3079 zero-voltage switches are monolithic silicon integrated circuits designed to control a thyristor in a variety of AC power switching applications for $A C$ input voltages of $24 \mathrm{~V}, 120 \mathrm{~V}, 208 / 230 \mathrm{~V}$, and 277 V at $50 / 60$ and 400 Hz . Each of the zero-voltage switches incorporates 4 functional blocks (see Fig. 1) as follows:

1. Limiter-Power Supply - Permits operation directly from an AC line.
2. Differential On/Off Sensing Amplifier - Tests the condition of external sensors or command signals. Hysteresis or proportional-control capability may easily be implemented in this section.
3. Zero-Crossing Detector - Synchronizes the output pulses of the circuit at the time when the AC cycle is at zero voltage point; thereby eliminating radio-frequency interference (RFI) when used with resistive loads.
4. Triac Gating Circuit - Provides high-current puises to the gate of the power controlling thrysistor.
In addition, the CA3058 and CA3059 provide the following
important auxiliary functions (see Fig. 1):
5. A built-in protection circuit that may be actuated to remove drive from the triac if the sensor opens or shorts.
6. Thyristor firing may be inhibited through the action of an internal diode gate connected to Terminal 1.
7. High-power dc comparator operation is provided by overriding the action of the zero-crossing detector. This is accomplished by connecting Terminal 12 to Terminal 7. Gate current to the thyristor is continuous when Terminal 13 is positive with respect to Terminal 9. For an explanation of these functions see Operating Considerations, page 11. For detailed application information, see companion Application Note, ICAN-6182, "Features and Applications of RCA Integrated-Circuit Zero-Voltage Switches (CA3058, CA3059, and CA3079)".
The CA3058 is supplied in a hermetic 14-lead dual-in-line ceramic package. Types CA3059 and CA3079 are supplied in 14-lead dual-in-line plastic packages. The CA3079 is also available in chip form (H suffix).

## Features

- $24 \mathrm{~V}, 120 \mathrm{~V}, 208 / 230 \mathrm{~V}, 277 \mathrm{~V}$ at 5060 , or 400 Hz operation
- Differential Input
- Low Balance Input Current (max.) - $\mu A$
- Built-in Protection Circuit for opened or shorted sensor (Term. 14)
- Sensor Range ( $R x$ ) - $k \Omega$
- DC Mode (Term 12)
- External Trigger (Term 6)
- External Inhibit (Term 1)
- DC Supply Volts (max.)
- Operating Temperature Range - ${ }^{\circ} \mathrm{C}$


CA3058

$$
\begin{aligned}
& \sqrt{V} \\
& 1
\end{aligned}
$$

$\checkmark$
2 to 100
$\stackrel{\rightharpoonup}{V}$
$\checkmark$
$V$
14

CA3059

| $\begin{aligned} & \sqrt{V} \\ & 1 \end{aligned}$ | $V$ $V$ 2 |
| :---: | :---: |
| $\stackrel{\sqrt{ }}{2 \text { to } 100}$ | 2 to 50 |
| $\checkmark$ |  |
| 14 | 10 |
| -55 to +125 |  |

MAXIMUM RATINGS,
Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$
DC SUPPLY VOLTAGE (BETWEEN TERMS. 2 AND 7):
CA3058, CA3059
14 V

CA3079 . . . . . . . . . . . . . . . . . . . . . . . . . 10 V
DC SUPPLY VOLTAGE (BETWEEN TERMS. 2
AND 8):
CA3058, CA3059 . . . . . . . . . . . . . . . . . 14 V
CA3079 . . . . . . . . . . . . . . . . . . . . . . 10
PEAK SUPPLY CURRENT (TERMS. 5 AND 7)
场 $\mathbf{m A}$
OUTPUT PULSE CURRENT (TERM. 4)
150 mA

POWER DISSIPATION:
Up to $T_{A}=75^{\circ} \mathrm{C}-\mathrm{CA} 3058 \ldots . . . .700 \mathrm{~mW}$
Up to $T_{A}=55^{\circ} \mathrm{C}-\mathrm{CA} 3059, \mathrm{CA} 3079 \ldots 700 \mathrm{~mW}$
Above $\mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}-\mathrm{CA} 3058$
A. . . . . . . . . Derate Linearly $8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ - CA3059,CA3079
Derate linearly $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating . . . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
Storage . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At a distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 seconds max. $+265^{\circ} \mathrm{C}$

| MAXIMU | M VoL |  | GE | RA | TINC | S at | ${ }_{\text {A }}$ | 25 | $5^{\circ} \mathrm{C}$ |  |  |  |  |  | MAXIMUM CURRENT RATINGS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TERMINAL NO. | $\begin{gathered} 1 \\ \text { Note } \\ 3 \end{gathered}$ | 2 | 3 | 4 | $\left.\begin{gathered} 5 \\ \text { Note } \\ 1 \end{gathered} \right\rvert\,$ | $\begin{gathered} 6 \\ \mathrm{NOHOR}^{2} \\ 3 \end{gathered}$ | 7 | 8 | 9 | 10 | 11 | $\begin{gathered} 12 \\ \mathrm{Note} \\ 3 \\ \hline \end{gathered}$ | 13 | $\begin{array}{r} 14 \\ \text { Note } \\ 2,3 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{IN} \\ & \mathrm{~mA} \end{aligned}$ | IOUT <br> mA |
| $\begin{gathered} 1 \\ \text { Note } 3 \end{gathered}$ |  | * | * | * | * | $\begin{aligned} & 15 \\ & 0 \end{aligned}$ | $\begin{array}{r} 10 \\ -2 \end{array}$ | * | * | * | * | * | * | * | 10 | 0.1 |
| 2 |  |  | $\left\|\begin{array}{l} 0 \\ -15 \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & 0 \\ & -15 \end{aligned}\right.$ | $\begin{aligned} & 2 \\ & -14 \end{aligned}$ | $\left\lvert\, \begin{gathered} 0 \\ -14 \\ \hline \end{gathered}\right.$ | $\begin{array}{\|c\|} \hline 0 \\ -14 \\ \hline \end{array}$ | $\begin{gathered} 0 \\ 0 \\ -14 \\ \hline \end{gathered}$ | $\left\lvert\, \begin{aligned} & 0 \\ & -14 \\ & \hline \end{aligned}\right.$ | $\left\lvert\, \begin{gathered} 0 \\ -14 \\ \hline \end{gathered}\right.$ | $\begin{gathered} 0 \\ -14 \\ \hline \end{gathered}$ |  | $\begin{aligned} & 0 \\ & -14 \end{aligned}$ | $\begin{aligned} & 0 \\ & -14 \end{aligned}$ | 150 | $10^{\circ}$ |
| 3 |  |  |  | $\left[\begin{array}{l} 0 \\ -15 \end{array}\right.$ | * | * | * | * | * | * | * | * | * | * | * | * |
| 4 |  |  |  |  | * | $\left\lvert\, \begin{array}{\|c\|} \hline 2 \\ -10 \\ \hline \end{array}\right.$ | * | * | * | * | * | * | * | * | 0.1 | 150 |
| $\begin{gathered} 5 \\ \text { Note } 1 \\ \hline \end{gathered}$ |  |  |  |  |  | * | $\left\{\begin{array}{l} 7 \\ -7 \end{array}\right.$ | * | * | * | * | * | * | * | 50 | 10 |
| $\begin{gathered} 6 \\ \text { Note } 3 \\ \hline \end{gathered}$ |  |  |  |  |  |  | $\begin{aligned} & 14 \\ & 0 \end{aligned}$ | * | * | * | * | * | * | * | * | * |
| 7 |  |  |  |  |  |  |  | * | 14 0 | * | ${ }^{20}$ | 2.5 | (14 $0^{14}$ | 6 -6 | * | * |
| 8 |  |  |  |  |  |  |  |  | 10 0 | * | * | * | * | * | 0.1 | 2 |
| 9 |  |  |  |  |  |  |  |  |  | * | * | * | * | * | * | * |
| 10 |  |  |  |  |  |  |  |  |  |  | * | - | * | * | * | * |
| 11 |  |  |  |  |  |  |  |  |  |  |  | * | * | * | * | * |
| $\begin{gathered} 12 \\ \text { Note } 3 \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  | * | * | 50 | 50 |
| 13 |  |  |  |  |  |  |  |  |  |  |  |  |  | * | * | * |
| $\begin{array}{r} 14 \\ \text { Note } 3 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 2 | 2 |

This chart gives the range of voltages which can be applied to the terminals listed horizontally with respect to the terminals listed vertically. For example, the voltage range of horizontal Terminal 6 to vertical Terminal 4 is 2 to -10 volts.
Note 1 - Resistance should be inserted between Terminal 5 and external supply or line voltage for limiting current into Terminal 5 to less than 50 mA .
Note 2 - Resistance should be inserted between Terminal 14 and external supply for limiting current into Terminal 14 to less than 2 mA .
Note 3 - For the CA3079 indicated terminal is internally connected and, therefore, should not be used.
${ }^{4}$ For CA3079 (0 to -10 V).
*Voltages are not normally applied between these terminals; however, voltages appearing between these terminals are safe, if the specified voltage limits between all other terminals are not exceeded.

## Linear Integrated Circuits

## CA3058, CA3059, CA3079



| AC Input Voltage <br> $(50 / 60$ or 400 Hz$)$ <br> $V ~ A C$ | Input Series <br> Resistor (RS) <br> $k \Omega$ | Dissipation Rating <br> for RS <br> W |
| :---: | :---: | :---: |
| 24 | 2 | 0.5 |
| 120 | 10 | 2 |
| $208 / 230$ | 20 | 4 |
| 277 | 25 | 5 |

NOTE.
Circuitry, within snaded areas, not included in CA3079

- See chart
- IC = Internal Connection - . DO NOT USE ( Terminal Restriction applies only to CA3079).

Fig. 1-Functional block diagram of CA3058, CA3059, and CA3079.


Fig. 2-Schematic diagram of CA3058, CA3059, and CA3079.
ELECTRICAL CHARACTERISTICS (For all types, unless indicated otherwise)
All voltages are measured with respect to Terminal 7.

| CHARACTERISTIC | $\begin{gathered} \text { TEST CONDITIONS } \\ T_{A}=25^{\circ} \mathrm{C} \end{gathered}$ <br> (Unless Indicated Otherwise) | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| For Operating at 120 V rms, $50-60 \mathrm{~Hz}$ (AC Line Voltage) ${ }^{\text {® }}$ |  |  |  |  |  |
| DC Supply Voltage, $\mathrm{V}_{\mathrm{S}}$ Inhibit Mode At $50 / 60 \mathrm{~Hz}$ | $\mathrm{R}_{\mathrm{S}}=8 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{L}}=0$ | 6.1 | 6.5 | 7 | V |
| At 400 Hz | $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{L}}=0$ | - | 6.8 | - | V |
| At $50 / 60 \mathrm{~Hz}$ | $\mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{L}}=2 \mathrm{~mA}$ | - | 6.4 | - | V |
| Pulse Mode At $50 / 60 \mathrm{~Hz}$ | $\mathrm{R}_{\mathrm{S}}=8 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{L}}=0$ | 6 | 6.4 | 7 | V |
| At 400 Hz | $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{L}}=0$ | - | 6.7 | - | V |
| At 50/60 Hz | $\mathrm{R}_{S}=5 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{L}}=2 \mathrm{~mA}$ | - | 6.3 | - | V |
| At $50 / 60 \mathrm{~Hz}$ (CA3058) See Fig. 3 | $\begin{aligned} & R_{S}=8 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{L}}=0 \\ & \mathrm{~T}_{\mathrm{A}}=-55 \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | 5.5 | - | 7.5 | V |

ELECTRICAL CHARACTERISTICS (For all types, unless indicated otherwise) (Cont'd) All voltages are measured with respect to Terminal 7.

| CHARACTERISTIC | $\begin{gathered} \text { TEST CONDITIONS } \\ T_{A}=25^{\circ} \mathrm{C} \\ \text { (Unless Indicated Otherwise) } \end{gathered}$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| For Operating at $120 \mathrm{Vrms}, \mathrm{50-60} \mathrm{~Hz} \mathrm{(AC} \mathrm{Line} \mathrm{Voltage)}{ }^{\text {e }}$ |  |  |  |  |  |
| Gate Trigger Current, $\mathrm{I}_{\mathrm{GT}}{ }^{(4)}$ See Figs. 4, 5(a) | Terms. 3 and 2 connected, $\mathrm{V}_{\mathrm{GT}}=1 \mathrm{~V}$ | - | 105 | - | mA |
| Peak Output Current (Pulsed), ${ }^{\prime} \mathrm{OM}^{(4)}$ <br> With Internal Power Supply | Term. 3 open, Gate Trigger Voltage $\left(V_{\mathrm{GT}}\right)=0$ | 50 | 84 | - | mA |
|  | Terms. 3 and 2 connected, Gate Trigger Voltage $\left(V_{G T}\right)=0$ | 90 | 124 | - | mA |
| With External Power Supply | Term. 3 open, $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{GT}}=0$ | - | 170 | - | mA |
|  | Terms. 3 and 2 connected, $\mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{GT}}=0$ | - | 240 | - | mA |
| Inhibit Input Ratio, $\mathrm{V}_{\mathbf{9}} / \mathrm{V}_{2}$ All Types | Voltage Ratio of Term. 9 to 2 | 0.465 | 0.485 | 0.520 | - |
| CA3058 <br> See Fig. 7 | $\mathrm{T}^{\prime}=-55$ to $+125^{\circ} \mathrm{C}$ | 0.450 | - | 0.520 | - |
| $\qquad$ For positive $d v / d t$, tp $50-60 \mathrm{~Hz}$ | $\mathrm{C}_{\text {EXT }}=0$ | 70 | 100 | 140 | $\mu \mathrm{s}$ |
| $\frac{400 \mathrm{~Hz}}{}$ | $\mathrm{C}_{\text {EXT }}=0, \mathrm{R}_{\text {EXT }}=\infty$ | - | 12 | - | $\mu \mathrm{s}$ |
| $\begin{aligned} & \text { For negative dv/dt, } \mathrm{t}_{\mathrm{N}} \\ & 50-60 \mathrm{~Hz} \end{aligned}$ | $\mathrm{C}_{\text {EXT }}=0$ | 70 | 100 | 140 | $\mu \mathrm{s}$ |
| 400 Hz <br> See Fig. 8 | $\mathrm{C}_{\text {EXT }}=0, \mathrm{R}_{\text {EXT }}=\infty$ | - | 10 | - | $\mu \mathrm{s}$ |
| Pulse Duration After Zero Crossing ( $50-60 \mathrm{~Hz}$ ): <br> For positive $\mathrm{dv} / \mathrm{dt}, \mathrm{t}_{\mathrm{p}}$ | $\mathrm{C}_{\text {EXT }}=0$ | - | 50 | - | $\mu \mathrm{s}$ |
| For negative $\mathrm{dv} / \mathrm{dt}, \mathrm{t}_{\mathrm{N}} 1$ See Fig. 8 | $\mathrm{R}_{\text {EXT }}=\infty$ | - | 60 | - | $\mu \mathrm{s}$ |
| Output Leakage Current, $I_{4}$ Inhibit Mode: <br> All Types |  | - | 0.001 | 10 | $\mu \mathrm{A}$ |
| CA3058 <br> See Fig. 9 | ${ }^{T} A=-55$ to $+125^{\circ} \mathrm{C}$ | - | - | 20 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Bias Current, I। } \\ & \text { CA3058, CA3059 } \\ & \hline \end{aligned}$ |  | - | 220 | 1000 | nA |
| CA3079 <br> See Fig. 10 |  | - | 220 | 2000 | nA |
| Common-Mode Input Voltage Range, $\mathrm{V}_{\mathrm{CMR}}$ | Terms. 9 and 13 connected | - 1 | 1.5 to 5 | - | V |
| Sensitivity, $\Delta V_{13} \neq$ (Pulse Mode) See Figs. 5(a), 12 | Term. 12 open | - | 6 | - | mV |

${ }^{\neq}$Required voltage change at Term. 13 to either turn OFF the triac when ON or turn ON the triac when OFF.

* Puise duration in 50 Hz applications is approximately $15 \%$ longer than shown in Fig. 8 (b).
- The values given in the Electrical Characteristics Chart at 120 V also apply for operation at input voltages of $24 \mathrm{~V}, 208 / 230 \mathrm{~V}$, and 277 V , except for Pulse Duration. However, the series resistor ( $\mathrm{R}_{\mathrm{S}}$ ) must have the indicated value, shown in the chart in Fig. 1, for the specified input voltage.


## Linear Integrated Circuits

## CA3058, CA3059, CA3079



Fig. 3(a)-DC supply voltage test circuit for C43058, CA3059, and CA3079.


Fig. 3(c)-DC supply voltage vs. external load current for CA3058, CA3059, and CA3079.

all resistance values are in ohms
Fig. 5(a)-Peak output (pulsed) and gate trigger current with internal power supply test circuit for CA3058, CA3059, and CA3079



92c5-18085

Fig. 3(b)-DC supply voltage vs. ambient temperature for CA3058, CA3059, and CA3079.


Fig. 4-Gate trigger current vs. gate trigger voltage for CA3058, CA3059, and CA3079.


Fig. 5(b)-Peak output current (pulsed) vs. ambient temperature for CA3058, CA3059, and CA3079


Fig. 6(b)-Peak output current (pu/sed) vs external power supply voltage for CA3058 and CA3059


Fig. 6(c)-Peak output current (pulsed) vs. ambient temperature for CA3058 and CA3059.


Fig. 8(a)-Gale puise duratıon test circuit with associated

external capacitance ICiextila ar
Fig. 8(c)-Pulse duration after zero crossing vs external capacitance for CA3058, CA3059, and CA3079.


Fig. 7(a)-Input inhibit voltage ratio test circuit for CA3058, CA3059, and CA3079.


Fig. 7(b)-Imput inhibit voltage ratio vs. ambient temperature for CA3058, CA3059, and CA3079.


Fig. 8 (b)-Total gate pulse duration vs. externa capacitance for CA3058, CA3059, and CA3079.


Fig. 8(d)-Total gate pulse duration vs.. external resistance tor CA3058 and CA3059.

## Linear Integrated Circuits

## CA3058, CA3059, CA3079



Fig. 9-Output leakage current (inhibit mode) vs. ambient temperature for CA3058, CA3059, and CA3079.
(a)

(c)


Fig. 10-Input bias current test circuit for CA3058, CA3059, and CA3079.

(b)

(d)

Fig. 11-Relative pulse width and location of zero crossing for 220-volt operation for CA3058, CA3059, and CA3079.


Fig. 12-Sensitivity vs. ambient temperature for CA3058, CA3059, and CA3079.


Fig. 13-Operating regions for built-in protection circuit for CA3058 and CA3059.


Fig. 14-Line-operated one-shot timer.


Fig. 16-On/off temperature control circuit with delayed turn-on.


92CM-26717
Fig. 17(a)-Line-operated IC timer for long time periods.


Fig. 17(b)-Timing diagram for Fig. 17(a).


Fig. $18(a)$-Programmable ultra-accurate line-operated timer
(Programmable over the range from 0.5333
seconds to 2 minutes, 16 seconds in 0.5333 . second increments)

## CA3058, CA3059, CA3079



Notes:
$\mathrm{t}_{\mathrm{o}}=$ Total time delay $=\mathrm{n}_{1} \mathrm{t}+\mathrm{n}_{2} \mathrm{t}+\ldots \mathrm{n}_{\mathrm{n}} \mathrm{t}$.
$\mathrm{C}=$ Connect. For example, interconnect terminal a of the CD4020A and terminal A of the CD4048A.
$N C=$ No Connection. For example, terminal $b$ of the CD4020A open and terminal B of the CD4048A connected to $+\mathrm{V}_{\text {DD }}$ bus.

Fig. 18(b)-"Programming" table for Fig. 18 (a).


Fig. 18(c)-Timing diagram for Fig. $18(a)$.

Power Supply Considerations for CA3058, CA3059, and CA3079
The CA3058, CA3059, and CA3079 are intended for operation as self-powered circuits with the power supplied from an AC line through a dropping resistor. The internal supply is designed to allow for some current to be drawn by the auxiliary power circuits. Typical power supply characteristics are given in Figs. 3(b) and 3(c).
Power Supply Considerations for CA3058 and CA3059
The output current available from the internal supply may not be adequate for higher power applications. In such applications an external power supply with a higher voltage should be used with a resulting increase in the output level. (See Fig. 5 for the peak output current characteristics). When an external power supply is used, Terminal 5 should be connected to Terminal 7 and the synchronizing voltage applied to Terminal 12 as illustrated in Fig. 5(a).
Operation of Built-in Protection for the CA3058, CA3059
A special feature of the CA3058 and CA3059 is the inclusion of a protection circuit which, when connected, removes power from the load if the sensor either shorts or opens. The protection circuit is activated by connecting Terminal 14 to Terminal 13 as shown in Fig. 1. To assure proper operation of the protection circuit the following conditions should be observed:

1. Use the internal supply and limit the external load current to 2 mA with a $5 \mathrm{k} \Omega$ dropping resistor.
2. Set the value of $R_{p}$ and sensor resistance ( $\mathrm{R}_{\mathrm{X}}$ ) between $2 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$.
3. The ratio of $R_{X}$ to $R_{P}$, typically, should be greater than 0.33 and less than 3 . If either of these ratios is not met with an unmodified sensor over the entire anticipated temperature range, then either a series or shunt resistor must be added to avoid undesired activation of the circuit.
If operation of the protection circuit is desired under conditions other than those specified above, then apply the data given in Fig. 13.

## External Inhibit Function for the CA3058 and CA3059

A priority inhibit command may be applied to Terminal 1. The presence of at least +1.2 V at $10 \mu \mathrm{~A}$ will remove drive from the thyristor. This required level is compatible with DTL or $\mathrm{T}^{2}$ L logic. A logical 1 activates the inhibit function.

## DC Gate Current Mode for the CA3058 and CA3059

Connecting Terminals 7 and 12 disables the zero-crossing detector and permits the flow of gate current on demand from the differential sensing amplifier. This mode of operation is useful when comparator operation is desired or when inductive loads are switched. Care must be exercised to avoid overloading the internal power supply when operating in this mode. A sensitive gate thyristor should be used with a resistor placed between Terminal 4 and the gate in order to limit the gate current.
For a list of RCA thyristors, see RCA Thyristor Data Bulletin, File No. 406, dated 5-75.


Dimensions in parentheses are in millimeters and are cterived from the basic inch dimensions as indicated. Grid gradations are in mils $\left(10^{-3}\right.$ inch $)$.

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimer,sions.

## Differential Amplifiers Technical Data

Page
CA3000 ..... 562
CA3001 ..... 569
CA3004 ..... 575
CA3005 ..... 581
CA3006 ..... 581
CA3007 ..... 588
CA3026 ..... 354
CA3028 ..... 593
CA3040 ..... 604
CA3049 See Page 372
CA3050 ..... See Page 410
CA3051 ..... See Page 410
CA3053
See Page 354 CA3054
CA3102 See Page 372

## CA3000



## DC Amplifier

## Features:

- Designed for use in Communication, Telemetry, Instrumentation. and Data-Processing Equipment
- Balanced differential-amplifier configuration with controlled constantcurrent source to provide outstanding versatility
- Built-in temperature stability for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Companion Application Note, ICAN 5030 "Applications of RCA CA3000 Integrated Circuit DC Amplifier" covers characteristics of different operating modes, frequency consid-
erations, 10 MHz narrow band tuned amplifier design. crystal oscillator design, and many other application aids
■ Input impedance - $195 \mathrm{k} \Omega$ typ.
- Voltage gain - $37 d B$ typ.
- Common-mode rejection ratio 98 dB typ.
■ Input offset voltage - 1.4 mV typ
- Push-pull input and output
- Frequency capability - DC to 30 MHz (with external C and R )
- Wide $A G C$ range - $90 d B$ typ.


## Applications

- Schmitt trigger
- RC-coupled feedback amplifier
- Mixer
- Comparator
- Modulator
- Crystal oscillator
- Sense amplifier


Fig. 1 - Schematic Diagram

## ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at $T_{A}=25^{\circ} \mathrm{C}$

Indicated voltage limits for each terminal can be used under sperified voltage conditions for other terminals
All voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

| TERMINAL | VOLTAGE LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 1 | -2 | +2 | 2 |  |
|  |  |  | 3 | -6 |
|  |  |  | 6 | 0 |
|  |  |  | 9 | +6 |
| 2 | -8 | 0 | 1 | 0 |
|  |  |  | 3 | -8 |
|  |  |  | 6 | 0 |
|  |  |  | $9^{\circ}$ | +6 |
| 3 | -10 | 0 | 1 | 0 |
|  |  |  | 2 | 0 |
|  |  |  | 6 | 0 |
|  |  |  | 9 | +6 |
| 4 | -8 | 0 | 1 | 0 |
|  |  |  | 2 | 0 |
|  |  |  | 6 | 0 |
|  |  |  | 9 | +6 |
| 5 | -6 | 0 | 1 | 0 |
|  |  |  | 2 | 0 |
|  |  |  | 3 | -6 |
|  |  |  | 6 | 0 |
|  |  |  | 9 | +6 |


| TERMINAL | VOLTAGE LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | negative | POSITIVE | TERMINAL | VOLTAGE |
| 6 | -2 | +2 | 1 | 0 |
|  |  |  | 2 | 0 |
|  |  |  | 3. | -6 |
|  |  |  | 9 | +6 |
| 7 | NO CONNECTION |  |  |  |
| 8 | 0 | +6 | 1 | 0 |
|  |  |  | 2 | 0 |
|  |  |  | 3 | -6 |
|  |  |  | 6 | 0 |
| 9 | 0 | $+10$ | , | 0 |
|  |  |  | 2 | 0 |
|  |  |  | 3 | -6 |
|  |  |  | 6 | 0 |
| 10 | 0 | +6 | 1 | 0 |
|  |  |  | 2 | 0 |
|  |  |  | 3 | -6 |
|  |  |  | 6 | 0 |
| CASE | Interrially Connected to Terminal No. 3 (Substrate) DO NOT GROUND |  |  |  |
|  |  |  |  |  |  |

OPERATINGTEMPERATURE RA\GE
STORAGE TEMPERATLRF RANGE
LEAD TEMPERATLRR (1) umg Soldenmg
A) distance $1 \quad 16 \pm 1.32 \mathrm{mLh}(5) \pm 079 \mathrm{~mm})$
from case for 10 second mad
MAXIMUM SINGLF ENDED INPLI SIGCNI VOLT \G,
MAXIMLM COMMON MODF INPL I SGONAL VOL I ME,
maximum devict dissipation
From $55^{\circ}\left(10 \times 5^{\circ} \mathrm{C}\right.$
Abure $x 5^{\circ}$ (
$=5^{\circ} \mathrm{C} 10+1.5^{\circ} \mathrm{C}$
$\left.-65^{-1}(1)+150\right)^{\prime 2}$
$+25^{\circ 1} C^{\circ}$
$1+2$
$\pm$ ? V
+i!
Derate : $\mathrm{mH}{ }^{\circ} \mathrm{C}$

## Linear Integrated Circuits

## CA3000

ELECTRICAL CHARACTERISTICS, at $\mathrm{T}_{\mathrm{A}}: 25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{OC}}=+6 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-6 \mathrm{~V}$, unless otherwise specified

| CHARACTERISTICS | SYMBOLS | SPECIAL TEST CONDITIONS Terminals No. 4 \& No. 5 Not Connected Unless Specified | TEST CIRCUITS <br> Fig. | LIMITS |  |  |  | TYPICAL <br> CHARAC- <br> TERISTICS <br> CURVES <br> Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { TYPE } \\ & \text { CA3000 } \end{aligned}$ |  |  |  |  |
|  |  |  |  | Min. | Typ. | Max. | Units |  |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Input Offset Voltage | V10 |  |  | - | 1.4 | 5 | mV | 2 |
| Input Offset Current | IIO |  |  | - | 1.2 | 10 | $\mu \mathrm{A}$ | 2 |
| Input Bias Current | II B |  |  | - | 23 | 36 | $\mu \mathrm{A}$ | 3 |
| Quiescent Operating Voltage | $\begin{gathered} \mathrm{V}_{8} \\ \text { or } \\ \mathrm{v}_{\mathrm{IO}} \end{gathered}$ | TERMINALS |  |  |  |  |  |  |
|  |  | 4 5 |  |  |  |  |  |  |
|  |  | NC |  | - | 2.6 | - | $V$ | 4 |
|  |  | NC VEE |  | - | 4.2 | - | $V$ | 4 |
|  |  | VEE |  | - | -1.5 | - | $V$ | 4 |
|  |  | VEE ${ }^{\text {V }}$ VEE |  | - | 0.6 | - | $V$ | 4 |
| Device Dissipation | $P_{\text {D }}$ | NC NC |  | - | 30 | - | mW | NOME |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Differential Voltage Gain Single-Ended Input | ADIFF | Single-Ended Output $f=1 \mathrm{kHz}$ | 9 | 28 | 32 | - | dB | 5 |
|  |  | Double-Ended Output $f=1 \mathrm{kHz}$ | 9 | - | 38 | - | dB | 5 |
| Bandwidth at -3 dB Point | BW | $V_{1}=10 \mathrm{mV}, \mathrm{R}_{\mathrm{s}}=1 \mathrm{k} \Omega$ |  | - | 650 | - | kHz | 7 |
| Maximum Output Voltage Swing | $\operatorname{VOUT}(\mathrm{P}-\mathrm{P})$ | $\mathrm{f}=1 \mathrm{kHz}$ | 9 | - | 6.4 | - | $V(P-P)$ | NOME |
| Common-Mode Rejection Ratio | CMRR | $f=1 \mathrm{kHz}$ | 13 | 70 | 98 | - | dB | 8 |
| Single-Ended Input Impedance | ZIN | $f=1 \mathrm{kHz}$ | 15 | 70K | 195K | - | $\Omega$ | 10 |
| Single-Ended Output Impedance | ZOUT | $f=1 \mathrm{kHz}$ | 17 | 5.5K | 8K | 10.5K | $\Omega$ | 12 |
| Total Harmonic Distortion | THD | $\mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \mathrm{f}=1 \mathrm{kHz} \mathrm{V}_{\mathrm{O}}=42 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ |  | - | 0.2 | 5 | \% | 14 |
| AGC Range (Maximum Voltage Gain to Complete Cutoff) | AGC | $\mathrm{f}=1 \mathrm{kHz}$ | 20 | 80 | 90 | - | dB | NONE |

## STATIC CHARACTERISTICS

INPUT OFFSET VOLTAGE AND CURRENT vS TEMPERATURE


Fig. 2

INPUT BIAS CURRENT vs TEMPERATURE


Fig. 3

## STATIC CHARACTERISTICS

QUIESCENT OPERATING VOLTAGE vs TEMPERATURE


Fig. 4

## DYNAMIC CHARACTERISTICS AND TEST CIRCUIT FOR TYPE CA3000

DIFFERENTIAL VOLTAGE GAIN vs TEMPERATURE


Fig. 5

DIFFERENTIAL VOLTAGE GAIN AND MAXIMUM OUTPUT VOLTAGE SWING TEST CIRCUIT


Fig. 6

## Linear integrated Circuits

## DYNAMIC CHARACTERISTICS AND TEST CIRCUIT

BANDWIDTH AT -3 dB POINT vs TEMPERATURE


Fig. 7

COMMON-MODE REJECTION RATIO TEST CIRCUIT


Fig. 9

## DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3000

SINGLE-ENDED INPUT IMPEDANCE vs TEMPERATURE


Fig. 10


Fig. 12

SINGLE-ENDED INPUT IMPEDANCE TEST CIRCUIT


Fig. 11

SINGLE-ENDED OUTPUT IMPEDANCE TEST CIRCUIT


1. With Switch S open, record reference voltage VOUT(rms).
2. Close Switch $S$, and adjust Ro until VOUT $=\frac{\text { Reference Voltage }}{2}$
3. Record value of RO as ZOUT.

Fig. 13

## Linear Integrated Circuits

DYNAMIC CHARACTERISTICS AND TEST CIRCUIT


Fig. 14



12-Lead TO-5 Package

H-1463

## Video and Wide-band Amplifier

## Features:

- Designed for use in video systems and communication equipment
- Balanced differential amplifier configuration with controlled constantcurrent source provides outstanding versatility
- Built-in temperature stability for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Emitter follower input \& output
- Companion Application Note ICAN5038 "Application of the RCACA3001 Integrated-Circuit Vic'eo

Amplifier", covers different operating modes, gain control, distortion, swing capability, 3 stage ampliter design, and a Schmitt trigger study.

- Push-pull input \& output
- AGC range - 60 dB typ.
- Bandwidth - 29 MHz
- Input resistance - $150 \mathrm{k} \Omega$ typ.
- Output resistance - $45 \Omega$ typ.
- Voltage gain - 19 dB typ.
- Input offset voltage - 1.5 mV typ.

Applications

- Schmitt trigger
- Mixer
- Modulator
- DC, IF \& video amplifier

* internal Connection - DO NOT USE

Fig. 1 - Schematic Diagram.

Linear Integrated Circuits
CA3001
ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS at $T_{A}=25^{\circ} \mathrm{C}$
Indicated voltage or current limits for each terminal can be applied under the specified conditions for other terminals All Voltages are with respect to ground (common terminal of Positive and Negative DC Supplies)

| TERMINAL | VOLTAGE OR CURRENT LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 1 | -2.5 | +2.5 | $\begin{gathered} 2,6 \\ 3,10 \\ 9 \end{gathered}$ | $\begin{array}{r} 0 \\ -6 \\ +6 \end{array}$ |
| 2 | . -8.5 | 0 | $\begin{gathered} \hline 1,6 \\ 3,10 \\ 9 \end{gathered}$ | $\begin{gathered} 0 \\ -8.5 \\ +6 \end{gathered}$ |
| 3 | -10 | 0 | $\begin{gathered} 1,2,6 \\ 9 \\ 10 \end{gathered}$ | $\begin{gathered} 0 \\ +6 \\ -6 \end{gathered}$ |
| 4 | -8.5 | 0 | $\begin{gathered} 1,2,6 \\ 9 \\ 10 \end{gathered}$ | $\begin{gathered} 0 \\ +6 \\ -6 \end{gathered}$ |
| 5 | -6 | 0 | $\begin{gathered} 1,2,6 \\ 3,10 \\ 9 \end{gathered}$ | $\begin{gathered} 0 \\ -6 \\ +6 \end{gathered}$ |
| 6 | -2.5 | +2.5 | $\begin{gathered} 1,2 \\ 3,10 \\ 9 \end{gathered}$ | $\begin{gathered} 0 \\ -6 \\ +6 \end{gathered}$ |
| 7 | INTERNAL CONNECTION DO NOT USE |  |  |  |


| TERMINAL | VOLTAGE OR CURRENT LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 8 | 25 mA |  | 200-Л RESISTOR <br> CONNECTED BETWEEN <br> TERMINALSNo. 8 \& No. 10 |  |
| 9 | 0 | +10 | $\begin{gathered} 1,2,6,10 \\ 3 \end{gathered}$ | $\begin{array}{r} 0 \\ -6 \end{array}$ |
| 10 | -10 | 0 | $\begin{gathered} 1,2,6 \\ 3 \\ 9 \end{gathered}$ | $\begin{array}{r} 0 \\ -6 \\ +6 \end{array}$ |
| 11 | 25 mA |  | $\begin{gathered} 1,2,6,10 \\ 3 \\ 9 \\ 200-\Omega R E \\ \text { CONNECTE } \\ \text { TERMINALS } \end{gathered}$ | 0 <br> $-6$ <br> $+6$ <br> SISTOR <br> BETWEEN <br> Na 10\&No. 11 |
| 12 | INTERNAL CONNECTION DO NOT USE |  |  |  |
| CASE | INTERNALLY CONNECTED TO TERMINAL No. 3 (SUBSTRATE) DO NOT GROUND |  |  |  |


| OPERATING TEMPERATURE RANGE | $.55{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| STORAGE TEMPERATURE RANGE | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (During Soldering): |  |
| At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 seconds max. | $+265{ }^{\circ} \mathrm{C}$ |
| MAXIMUM SINGLE-ENDED INPUT-SIGNAL VOLTAGE | $\pm 4 \mathrm{~V}$ |
| MAXIMUM COMMON-MODE INPUT-SIGNAL VOLTAGE | $\pm 2.5 \mathrm{~V}$ |
| MAXIMUM DEVICE DISSIPATION: |  |
| -55 to $85^{\circ} \mathrm{C}$ | 450 mW |
| Above $85{ }^{\circ} \mathrm{C}$ | Derate linearly $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS, AT $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=.6 \mathrm{~V}$



TYPICAL STATIC CHARACTERISTICS


Fig. 2 - Input offset voltage and current vs. temperature.


Fig. 3 - Input bias current vs. temperature.

## Linear Integrated Circuits

## CA3001

## TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS



1. Adjust $V_{E}$ for $V_{O U T}(D C)=0 \pm 0.1 V$ 2. Measure $V_{E_{-}}$and record input offaet voltage ( $V_{I O}$ ) in $m V$ as
$\mathrm{V}_{10}=\frac{\mathrm{V}_{\mathrm{E}}}{1000}$
Fig. 4 - Input offset voltage test circuit.


Fig.6-Output offset voltage vs. temperature.


Fig. 7 - Quiescent operating voltage vs. temperature.


92cs-13556
Fig. 5 - Input offset current and input bias current test circuit.

## Differential Amplifiers

CA3001

## TYPICAL DYNAMIC CHARACTERISTICS



Fig.9a-Differential voltage gain vs. temperature.


Fig. 9 b-Differential voltage gain vs. frequency.


Fig.10-Noise figure vs. source resistance and frequency.

## CA3001

TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS


* Separate tuned input circuits are used for 1.75 MHz and 11.7 MHz . Source-resistance matching taps adjusted with circuit tuned to resonance and with $50-\mathrm{ohm}$ resistor connected to simulate noise diode.

Fig.11-Noise figure test circuit.


Fig.13-Common-mode rejection ratio test circuit.


Fig.12-Common-mode rejection ratio vs. temperature.


Fig.14-Input impedance components vs. frequency.


Fig. 15 - AGC range test circuit.


## Applications:

- Push-pull input and output
- Wide and narrow-band amplifier
- AGC
- Detector
- Operation from DC to 100 MHz


NOTE: Connect Terminol No. 10 to most positive de supply voltoge used for circuit.

Fig. 1 - Schematic Diagram for CA3004
transfer characteristic and increased input-signal handling capability

- Companion Application Note ICAN 5022 "Application of RCA CA3004, CA3005, and CA3006 Integrated Circuit RF Amplifiers", covers characteristics of different operating modes, noise performance, crossmodulation, mixer, AGC, limiter, detector, and amplifier design considerations.
- Mixer
- Limiter
- Modulator
- RF, IF and video frequency capability


## Linear Integrated Circults

## CA3004

ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at $\mathrm{T}_{\mathrm{FA}}=25^{\circ} \mathrm{C}$
Voltage limits shown for each terminal can be applied under the indicated circuit conditions for other terminals. All voltages are with respect to GROUND (common terminal of Positive and Negative DC Supplies)

| TERMINAL | VOLTAGE LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 1 | NO CONNECTION |  |  |  |
| 2 | -9.5 | 0 | $\begin{array}{r} 6 \\ 12 \\ 3 \\ 9 \\ 10 \\ 11 \end{array}$ | $\begin{gathered} 0 \\ 0 \\ -9.5 \\ +6 \\ +6 \\ +6 \\ \hline \end{gathered}$ |
| 3 | -12 | 0 | $\begin{array}{r} 2 \\ 6 \\ 9 \\ 10 \\ 11 \\ 12 \end{array}$ | $\begin{gathered} 0 \\ 0 \\ +6 \\ +6 \\ +6 \\ 0 \end{gathered}$ |
| 4 | -12 | 0 | $\begin{array}{r} 2 \\ 6 \\ 9 \\ 10 \\ 11 \\ 12 \\ \hline \end{array}$ | $\begin{gathered} 0 \\ 0 \\ +6 \\ +6 \\ +6 \\ 0 \end{gathered}$ |
| 5 | -6 | 0 | $\begin{gathered} 2,6,12 \\ 3 \\ 9 \\ 10 \\ 11 \\ \hline \end{gathered}$ | $\begin{array}{r} 0 \\ -6 \\ +6 \\ +6 \\ +6 \end{array}$ |
| 6 | -3.5 | +3.5 | $\begin{array}{r} 2 \\ 3 \\ 9 \\ 10 \\ 11 \\ 12 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ +6 \\ +6 \\ +6 \\ 0 \end{array}$ |


| TERMINAL | VOLTAGE LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 7 | NO CONNECTION |  |  |  |
| 8 | NO CONNECTION |  |  |  |
| 9 | 0 | +12 | $\begin{array}{r} 2 \\ 3 \\ 6 \\ 10 \\ 11 \\ 12 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ +6 \\ +6 \\ 0 \end{array}$ |
| 10 | 0 | +12 | $\begin{array}{r} 2 \\ 3 \\ 6 \\ 9 \\ 11 \\ 12 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ +6 \\ +6 \\ 0 \end{array}$ |
| 11 | 0 | +12 | $\begin{array}{r} 2 \\ 3 \\ 6 \\ 10 \\ 11 \\ 12 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ +6 \\ +6 \\ 0 \end{array}$ |
| 12 | -3.5 | +3.5 | $\begin{array}{r} 2 \\ 3 \\ 6 \\ 9 \\ 10 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ +6 \\ +6 \\ +6 \end{array}$ |
| CASE | INTERNALLY CONNECTED TO TERMINAL NO. 3 (SUBSTRATE) DO NOT GROUND |  |  |  |


| OPERATING-TEMPERATURE RANGE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| STORAGE-TEMPERATURE RANGE | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (During Soldering) <br> At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 seconds max. | $+265^{\circ} \mathrm{C}$ |
| MAXIMUM SINGLE-ENDED INPUT. SIGNAL VOLTAGE | $\pm 3.5 \mathrm{~V}$ |
| MAXIMUM COMMON-MODE INPUT. SIGNAL VOLTAGE | $2.5 \mathrm{~V}+3.5 \mathrm{~V}$ |
| MAXIMUM DEVICE DISSIPATION | 300 mW |

ELECTRICAL CHARACTERISTICS, at $T_{F A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-6 \mathrm{~V}$ unless otherwise specified

| CHARACTERISTICS | SYMBOLS | SPECIAL. TEST CONDITIONS <br> Terminals No. 4 and No. 5 Open Unless Otherwise Specified |  | TEST CIRCUIT <br> Fig. | L.IMITS |  |  |  | TYPICAL CHARACTERISTICS CURVES Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | TYPE CA3004 |  |
|  |  |  |  | Min. | Typ. | Max. | Units |  |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Input Offset Voltage | $V_{\text {IO }}$ |  |  |  | Fig. 4 | - | 1.7 | 5 | mV | Fig. 2 |
| Input Offset Current | $\mathrm{I}_{\mathrm{IO}}$ |  |  |  | Fig. 5 | - | 0.125 | 5 | $\mu \mathrm{A}$ | Fig. 2 |
| Input Bias Current | II |  |  | Fig. 5 | - | 21 | 40 | $\mu \mathrm{A}$ | Fig. 3 |
| Quiescent Operating Current | $\begin{gathered} \mathrm{I}_{9} \\ \text { or } \\ \mathrm{I}_{11} \end{gathered}$ | TERMINALS |  |  |  |  |  |  |  |
|  |  | - 4 | 5 |  |  |  |  |  |  |
|  |  | NC | NC | Fig. 8 | - | 1 |  |  | Fig. 6 |
|  |  | $V_{E E}$ | NC | Fig. 8 | - | 2.7 | - | mA | Fig. 6 |
|  |  | NC | VEE | Fig. 8 | - | 0.45 | - | mA | Fig. 6 |
|  |  | $V_{E E}$ | $V_{E E}$ | Fig. 8 | - | 1.25 | - | mA | Fig. 6 |
| Quiescent Operating Current Ratio | $\mathrm{I}_{9} / \mathrm{I}_{11}$ |  |  | Fig. 8 | - | 1.1 | - | - | Fig. 7 |
| Device Dissipation | $\mathrm{P}_{\text {T }}$ |  |  | Fig. 8 | - | 26 | - | mW | NONE |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |
| Power Gain | Gp | $\mathrm{f}=100 \mathrm{Mc} / \mathrm{s}$ |  | Fig. 11 | 10 | 12 | - | dB | Fig. 9 |
| Noise Figure | NF | $f=100 \mathrm{Mc} / \mathrm{s}$ |  | Fig. 11 | - | 6.3 | 9 | dB | Fig. 10 |
| Common Mode Rejection Ratio | CMR | $f=1 \mathrm{Kc} / \mathrm{s}$ |  | Fig. 13 | - | 98 | - | dB | Fig. 12 |
| AGC Range (Max. Voltage Gain to Complete Cutoff) | AGC | $f=1.75 \mathrm{Mc} / \mathrm{s}$ |  | Fig. 14 | -60 | - | - | dB | NONE |

## DEFINITIONS OF TERMS

## Input Offset Voltage

The difference in the dc voltages which must be applied to the input terminals to obtain equal quiescent operating voltages (zero output offset voltage) at the output terminals.

## Input Offset Current

The difference in the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

## Input Bias Current

The average value (one-half the sum) of the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

## Quiescent Operating Current

The average (dc) value of the current in either output terminal.

## Quiescent Operating Current Ratio

The ratio of the Quiescent operating currents in the two output terminals.

## Device Dissipation

The total power drain of the device with no signal applied and no external load current.

## Power Gain

The ratio of the signal power developed at the output of the device to the signal power applied to the input, expressed in dB.

## Naise Figure

The ratio of the total noise power of the device and a resistive signal source to the noise power of the signai source alone, the signal source representing a generator of zero impedance in series with the source resistance.

## Camman-Made Rejection Ratio

The ratio of the full differential voltage gain to the common-mode voltage gain.

## Common-Mode Voltage Gain

The ratio of the signal voltages developed between the two output terminals to the signal voltage applied to the two input terminals connected in parallel for ac.

## Differential Valtage Gain

The ratio of the change in output voltage at either output terminal with respect to ground, to a change in input voltage at either input terminal with respect to ground, with the other input terminal at ac ground.

## AGC Range

The total change in voltage gain (from maximum gain to complete cutoff) which may be achieved by application of the specified range of dc voltage to the AGC input terminal of the device.

## Linear Integrated Circuits

CA3004

## TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3004

INPUT OFFSET VOLTAGE AND CURRENT VS TEMPERATURE


Fig. 2
INPUT OFFSET VOLTAGE TEST CIRCUIT


Fig. 4
QUIESCENT OPERATING CURRENT VS TEMPERATURE


Fig. 6

INPUT BIAS CURRENT VS TEMPERATURE


Fig. 3
INPUT OFFSET CURRENT AND BIAS CURRENT TEST CIRCUIT


Fig. 5

QUIESCENT OPERATING CURRENT RATIO VS TEMPERATURE


92CS-13304
Fig. 7

## TEST CIRCUIT FOR TYPE CA3004

## QUIESCENT OPERATING CURRENT, QUIESCENT OPERATING CURRENT RATIO, AND DEVICE DISSIPATION TEST CIRCUIT


$P_{T}=V_{C C}\left(I_{9}+I_{10}+I_{11}\right)+V_{E E} I_{3}$
Fig. 8

TYPICAL DYNAMIC CHARACTERISTICS FOR TYPE CA3004

POWER GAIN VS FREQUENCY


Fig. 9

NOISE FIGURE VS FREQUENCY


Fig. 10

## Linear Integrated Circuits

## CA3004

## TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPE CA3004

$100 \mathrm{Mc} / \mathrm{s}$ POWER GAIN AND NOISE FIGURE TEST CIRCUIT


Fig. 11

COMMON-MODE REJECTION RATIO VS TEMPERATURE

Fig. 12


92Cs-13305

AGC RANGE TEST CIRCUIT


Fig. 14


## RF Amplifiers

## Features:

- Designed for use in communications equipment
- Balanced differential amplifier configuration with controlled constantcurrent source to provide unexcelled versatility
- Built-in temperature stability for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Companion Application Note, ICAN 5022 "Application of RCA CA3004,

CA3005, and CA3006 Integrated Circuit RF Amplifiers", covers characteristics of different operating modes, noise performance, crossmodulation, mixer, AGC limiter, detector, and amplifier design considerations.


NOTE: Connect Terminol No. 9 to most positive de supply voltoge used for cireuit.

Applications:

- Push-pull input and output
- Wide and narrow band amplifier
- AGC
- Detector
- RF, IF, and video frequency capability
- Operation from DC to 100 MHz
- Mixer
- Limiter
- Modulator
- Cascade Amplifier

Fig. 1 - Schematic Diagram for CA3005 and CA3006.

## Linear Integrated Circuits

## CA3005, CA3006

ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at $\mathrm{T}_{\text {FA }}=25^{\circ} \mathrm{C}$
Voltage limits shown for each terminal can be applied under the indicated voltage conditions for other terminals.
All voltages are with respect to GROUND (common terminal of Positive and Negative DC Supplies)

| TERMINAL | VOLTAGE LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 1 | -3.5 | +3.5 | 7 | 0 |
|  |  |  | 8 | -6 |
|  |  |  | 9 | +6 |
|  |  |  | 10 | +6 |
|  |  |  | 11 | +6 |
|  |  |  | 12 | 0 |
| 2 | TEST POINT:DO NOT APPLY VOLTAGE FROM EXTERNAL SOURCE |  |  |  |
|  |  |  |  |  |  |
| 3 | -9.5 | 0 | $\frac{1}{7}$ | 0 |
|  |  |  | 8 | -9.5 |
|  |  |  | 9 | +6 +6 |
|  |  |  | 11 | +6 |
|  |  |  | 12 | 0 |
| 4 | -6 | 0 | $\frac{1}{7}$ | 0 |
|  |  |  | 8 | -6 |
|  |  |  | 9 10 | +6 +6 |
|  |  |  | 11 | +6 |
|  |  |  | 12 | 0 |
| 5 | -12 | 0 | 1 | 0 |
|  |  |  | 7 | 0 |
|  |  |  | 9 | +6 |
|  |  |  | 10 | +6 |
|  |  |  | 11 | +6 |
|  |  |  | 12 | 0 |
| 6 | -6 | 0 | 1 | 0 |
|  |  |  | 7 | 0 |
|  |  |  | 9 | +6 |
|  |  |  | 10 | +6 |
|  |  |  | 11 | $+6$ |
|  |  |  | 12 | -6 |
| 7 | -3.5 | +3.5 | 1 | 0 |
|  |  |  | 8 | -6 |
|  |  |  | 9 | +6 |
|  |  |  | 10 | +6 |
|  |  |  | 11 | +6 |
|  |  |  | 12 | 0 |


| TERMINAL | VOLTAGE LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 8 | -12 | 0 | $\begin{array}{r} 1 \\ 7 \\ 9 \\ 10 \\ 11 \\ 12 \end{array}$ | $\begin{array}{r} 0 \\ 0 \\ +6 \\ +6 \\ +6 \\ +6 \end{array}$ |
| 9 | 0 | +12 | $\begin{array}{r} 1 \\ 7 \\ 8 \\ 10 \\ 11 \\ 12 \end{array}$ | $\begin{array}{r} 0 \\ 0 \\ -6 \\ +6 \\ +6 \\ 0 \end{array}$ |
| 10 | 0 | +12 | $\begin{array}{r} 1 \\ 7 \\ 8 \\ 9 \\ 11 \\ 12 \end{array}$ | $\begin{array}{r} 0 \\ 0 \\ -6 \\ +6 \\ +6 \\ +6 \end{array}$ |
| 11 | 0 | +12 | 1 7 8 9 10 12 | $\begin{array}{r} 0 \\ 0 \\ -6 \\ +6 \\ +6 \\ +6 \end{array}$ |
| 12 | -9.5 | 0 | $\begin{array}{r} 8 \\ 9 \\ 10 \\ 11 \end{array}$ | $\begin{aligned} & -9.5 \\ & +6 \\ & +6 \\ & +6 \end{aligned}$ |
| CASE | Internallv | onnected to DO NOT | minal No. OUND | substrate) |

[^37]ELECTRICAL CHARACTERISTICS, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-6 \mathrm{~V}$

| CHARACTERISTICS | SYMBOLS | SPECIAL TEST CONDITIONS Terminals No. 3,4,5, and 6 Not Connected Except Where Noted | $\left\|\begin{array}{c} \text { TEST } \\ \text { CIRCUITS } \end{array}\right\|$ | LIMITS |  |  |  |  |  | TYPICAL CHARACTERISTICS CURVES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { TYPE } \\ & \text { CA3005 } \end{aligned}$ |  |  | TYPE CA3006 |  |  |  |
|  |  |  | Fig. | Min. | Typ. | Max. | Min. | Typ. | Max. | Fig. |

STATIC CHARACTERISTICS

| Input Offset Voltage | $\mathrm{V}_{\text {IO }}$ |  |  | Fig. 3 | - | 2.6 | 5 | - | 0.8 | 1 | mV | Fig. 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Current | $\mathrm{I}_{\mathrm{IO}}$ |  |  | Fig. 4 | - | 1.4 | - | - | 1.4 | - | $\mu \mathrm{A}$ | Fig. 2 |
| Input Bias Current | IIB |  |  | Fig. 4 | - | 19 | 40 | - | 19 | 40 | $\mu \mathrm{A}$ | Fig. 5 |
| Quiescent Operating Current | $\begin{aligned} & \mathrm{I}_{10} \\ & \text { or } \\ & \mathrm{I}_{11} \end{aligned}$ | TERMINALS |  |  |  |  |  |  |  |  |  |  |
|  |  | 4 | 5 |  |  |  |  |  |  |  |  |  |
|  |  | NC | NC | Fig. 8 | - | 1 | - | - | 1 | - | mA | Fig. 6 |
|  |  | NC | - $\mathrm{VEE}^{\text {E }}$ | Fig. 8 | - | 2.7 | - | - | 2.7 | - | mA | NONE |
|  |  | - $\mathrm{V}_{\mathrm{EE}}$ | NC | Fig. 8 | - | 0.45 | - | - | 0.45 | - | mA | NONE |
|  |  | - VEE | -VEE | Fig. 8 | - | 1.25 | - | - | 1.25 | - | mA | Fig. 6 |
| Quiescent Operating Current Ratio | $\frac{I_{10}}{I_{11}}$ |  |  | Fig. 8 | - | 1.05 | - | - | 1.05 | - | - | Fig. 7 |
| Device Dissipation | $\mathrm{P}_{\text {T }}$ |  |  | Fig. 8 | - | 26 | - | - | 26 | - | mW | NONE |

DYNAMIC CHARACTERISTICS

| Power Gain | $\mathrm{Gp}_{\mathrm{p}}$ | $\begin{aligned} & f= \\ & 100 \\ & \mathrm{MHz} \end{aligned}$ | Cascode Configuration | Fig. 10 | 16 | 20 | - | 16 | 20 | - | dB | Fig. 9 . |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Differential-Ampl. Configuration | Fig. 12 | 14 | 16 | - | 14 | 16 | - | dB | Fig. 11 |
| Noise Figure | NF | $\begin{aligned} & \mathrm{f}= \\ & 100 \\ & \mathrm{MHz} \end{aligned}$ | Cascode Configuration | Fig. 10 | - | 7.8 | 9 | - | 7.8 | 9 | dB | Fig: 13 |
|  |  |  | Differential Ampl. Configuration | Fig. 12 | - | 7.8 | 9 | - | 7.8 | 9 | dB | Fig. 14 |
| Common-Mode Rejection Ratio | CMR | $\mathrm{f}=1$ | kHz | Fig. 16 | - | 101 | - | - | 101 | - | dB | Fig. 15 |
| AGC Range (Max. Voltage Gain to Complete Cutoff) | AGC | $\mathrm{f}=1$. | 75 MHz | Fig. 17 | -60 | - | - | -60 | - | - | dB | NONE |

## Linear Integrated Circuits

## CA3005, CA3006

TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPES CA3005 AND CA3006

INPUT OFFSET VOLTAGE AND CURRENT


FREE-AIR TEMPERATURE (TFA) - ${ }^{\circ} \mathrm{C}$
92C5-13317
Fig. 2
NPUT BIAS CURRENT


Fig. 4

INPUT OFFSET VOLTAGE TEST CIRCUIT


Fig. 3

QUIESCENT OPERATING CURRENT


2cs

Fig. 5

QUIESCENT OPERATING CURRENT RATIO


TYPICAL DYNAMIC CHARACTERISTICS AND TEST CIRCUITS FOR TYPES CA3005 AND CA3006


Fig. 7

NOISE FIGURE AND POWER GAIN TEST CIRCUIT (CASCODE CONFIGURATION)


| $f$ <br> $\mathrm{Mc} / \mathrm{s}$ | $\mathrm{C}_{1}$ <br> pF | $\mathrm{C}_{2}$ <br> pF | $\mathrm{L}_{1}$ <br> $\mu \mathrm{H}$ | $\mathrm{L}_{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| 30 | $14-150$ | $5-40$ | $0.3-0.6$ | $0.8-1.4$ |
| 100 | $5-40$ | $5-40$ | $0.07-0.12$ | $0.15-0.3$ |

* FOR POWER-GAIN TEST
- FOR NOISE-FIGURE TEST

POWER-GAIN (DIFFERENTIAL-AMPLIFIER
CONFIGURATION)


Fig. 9

NOISE FIGURE AND POWER-GAIN TEST CIRCUIT (DIFFERENTIAL AMPLIFIER CONFIGURATION)


| 1 <br> $\mathrm{Mc} / \mathrm{s}$ | $\begin{aligned} & C_{1} \\ & \mathrm{pF} \end{aligned}$ | $\begin{aligned} & C_{2} \\ & \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \mathrm{L}_{1} \\ & \mu \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L}_{2} \\ & \mu \mathrm{H} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 30 | 5.40 | 1.5-20 | 1.2-2 | 1.2-2 |
| 100 | 1-12 | 1.12 | 0.4-0.7 | 0.25-0.5 |

* FOR POWER-GAIN TEST
- FOR NOISE-FIGURE TEST

Fig. 10

## Linear Integrated Circuits

## CA3005, CA3006

TYPICAL DYNAMIC CHARACTERISTICS FOR TYPES CA3005 AND CA3006


COMMON-MODE-REJECTION RATIO


Fig. 13

TYPICAL DYNAMIC TEST CIRCUITS FOR TYPES CA3005 AND CA3006

## COMMON-MODE REJECTION RATIO TEST CIRCUIT



Fig. 14


## Linear integrated Circuits

## CA3007



## AF Amplifier

## Features:

- Input impedance-4 k $\Omega$ typ.
- Output impedance - $60 \Omega$ typ.
- Power gain - $22 d B$ typ.
- Push-pull input \& output
- Direct coupling to class B audio output stage
- Designed for use in sound systems and communication equipment
- Balanced differential-amplifier configuration with controlled constantcurrent source provides for both audio amplification and phase inversion
- Built-in temperature stability for operation from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Eliminates need for audio driver transformer
- Companion Application Note, ICAN 5037 "Application of the RCA-CA3007 Integrated Circuit Audio Driver" covers design of a dual supply audio driver in a directcoupled audio amplifier, and a single supply audio driver in a capacitor-coupled audio amplifier


## Applications

- Audio amplifier
- Audio driver



## SCHEMATIC DIAGRAM

ABSOLUTE-MAXIMUM VOLTAGE LIMITS, at $T_{A}=25^{\circ} \mathrm{C}$
Indicated voltage limits for each terminal can be applied under the specified operating conditions for other terminals. All voltages are with respect to ground ( $-V_{C C},+V_{E E}$, or common terminal of $P_{o s i t i v e ~ a n d ~ N e g a t i v e ~ D C ~ s u p p l i e s) . ~}^{\text {a }}$.

| TERMINAL | VOLTAGE LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 1 | $-2.5$ | +2.5 | $\begin{array}{r} 2 \\ 3 \\ 6 \\ 7 \\ 9 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ 0 \\ +6 \\ 0 \end{array}$ |
| 2 | -8 | 0 | $\begin{array}{r} 3 \\ 6 \\ 7 \\ 9 \\ 11 \end{array}$ | $\begin{array}{r} -8 \\ 0 \\ 0 \\ +6 \\ 0 \end{array}$ |
| 3 | -10 | 0 | $\begin{array}{r} 6 \\ 7 \\ 9 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ 0 \\ +6 \\ 0 \\ \hline \end{array}$ |
| 4 | -8.5 | 0 | $\begin{array}{r} 6 \\ 7 \\ 9 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ 0 \\ +6 \\ 0 \\ \hline \end{array}$ |
| 5 | $-2.5$ | +2.5 | $\begin{array}{r} 2 \\ 3 \\ 6 \\ 7 \\ 9 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ 0 \\ +6 \\ 0 \end{array}$ |
| 6 | -3 | 0 | $\begin{array}{r} 2 \\ 3 \\ 7 \\ 9 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ +6 \\ 0 \end{array}$ |
| 7 | -2.5 | +2.5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 5 \\ & 6 \\ & 9 \end{aligned}$ | $\begin{array}{r} 0 \\ 0 \\ -6 \\ 0 \\ 0 \\ +6 \end{array}$ |


| TERMINAL | VOLTAGE LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 8 | -2 | 0 | $\begin{array}{r} 2 \\ 3 \\ 6 \\ 7 \\ 9 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ 0 \\ +6 \\ 0 \end{array}$ |
| 9 | 0 | +10 | $\begin{array}{r} 2 \\ 3 \\ 6 \\ 7 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ 0 \\ 0 \end{array}$ |
| 10 | -2 | 0 | $\begin{array}{r} \hline 2 \\ 3 \\ 6 \\ 7 \\ 9 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ 0 \\ +6 \\ 0 \\ \hline \end{array}$ |
| 11 | -2.5 | +2.5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 6 \\ & 7 \\ & 9 \end{aligned}$ | $\begin{array}{r} 0 \\ 0 \\ -6 \\ 0 \\ 0 \\ +6 \end{array}$ |
| 12 | -2 | 0 | $\begin{array}{r} 2 \\ 3 \\ 6 \\ 7 \\ 9 \\ 11 \end{array}$ | $\begin{array}{r} 0 \\ -6 \\ 0 \\ 0 \\ +6 \\ 0 \\ \hline \end{array}$ |
| CASE | INTERN No. 3 (SU | LLY CONN STRATE) D | ECTED TO T 0 NOT GRO | $\begin{aligned} & \text { KMINAL } \\ & \text { D } \end{aligned}$ |

[^38]
## Linear Integrated Circuits

## CA3007

ELECTRICAL CHARACTERISTICS, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-6 \mathrm{~V}$,

| CHARACTERISTICS | SYMBOLS | SPECIAL TEST CONDITIONS Pin 4 Not Connected Unless Otherwise Noted | TEST CIRCUITS <br> Fig. | LIMITS TYPE CA3007 |  |  |  | TYPICAL CHARACTERISTICS CURVES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. | Units | Fig. |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Input Unbalance Voltage | $\mathrm{V}_{10}$ |  | 3 | - | 0.57 | 5 | mV | 2 |
| Input Unbalance Current | 110 |  | 3 | - | 0.57 | 5 | $\mu \mathrm{A}$ | 2 |
| Input Bias Current | 1 |  | 3 | - | 11 | 34 | $\mu \mathrm{A}$ | 4 |
| Quiescent Operating Voltage | $\mathrm{V}_{8}$ or $\mathrm{V}_{10}$ |  | 3 | - | 0.87 | - | V | 5 |
| Device Dissipation | $\therefore P_{T}$ |  | 3 | - | 30 | - | mW | NONE |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Power Gain | $\mathrm{G}_{\mathrm{p}}$ | $\mathrm{f}=1 \mathrm{kHz}$ | 6 | 20 | 22 | - | dB | NONE |
| Total Harmonic Distortion | THD | $f=1 \mathrm{kHz}$ | 6 | - | 0.28 | - | \% | NONE |
| Input Impedance | $\mathrm{z}_{\text {IN }}$ | $\mathrm{f}=1 \mathrm{kHz}$ | 7 | - | 4K | - | $\Omega$ | NONE |
| Common-Mode Rejection Ratio | CMR | $f=1 \mathrm{kHz}$ | $\begin{aligned} & 9(A) \\ & 9(B) \end{aligned}$ | - | 77 | - | dB | 8 |

TYPICAL STATIC CHARACTERISTICS AND TEST CIRCUIT FOR CA3007

INPUT UNBALANCE VOLTAGE AND CURRENT vs TEMPERATURE


Fig. 2

INPUT UNBALANCE VOLTAGE \& CURRENT, INPUT BIAS CURRENT, QUIESCENT OPERATING VOLTAGE, AND DEVICE DISSIPATION TEST CIRCUIT

$R_{1}$ and $R_{2}$ matched to $\pm 1 \%$.
$\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}} \mathrm{I}_{9}+\mathrm{V}_{\mathrm{EE}} \mathrm{I}_{3}$
$\mathrm{I}_{9}=$ Direct Current into Terminal No. 9
$\mathrm{I}_{3}=$ Direct Current out of Terminal No. 3
Fig. 3

INPUT BIAS CURRENT vs TEMPERATURE


Fig. 4

TYPICAL DYNAMIC TEST CIRCUITS FOR CA3007

## POWER GAIN AND TOTAL HARMONIC DISTORTION

 TEST CIRCUIT

92Cs-13602
T (Output Transformer):
Primary Impedance $=2000 \Omega$ C.T.
Secondary Impedance $=16 \Omega$
Efficiency $=45 \%$ approx.
(STANCOR TYPE TA-10 OR EQUIVALENT)
Fig. 6

QUIESCENT OPERATING VOLTAGE vs TEMPERATURE


Fig. 5

INPUT IMPEDANCE TEST CIRCUIT


Fig. 7

## CA3007

TYPICAL DYNAMIC CHARACTERISTIC AND TEST CIRCUITS FOR CA3007


Fig. 8
92CS-13448

COMMON-MODE REJECTION-RATIO TEST CIRCUITS

(A) Single-Ended Differential Voltage Gain


92C5-13599
(B) Common-Mode Voltage Gain

# DIFFERENTIAL/CASCODE AMPLIFIERS <br> For Communications and Industrial Equipment at Frequencies from DC to 120 MHz 

FEATURES<br>- Controlled for !nput Offset Voltoge, Input Offset Current, ond Input Bios Current (CA3028 Series only)<br>- Balonced Differentiol Amplifier Configurotion with - Balonced-AGC Copability Controlled Constont-Current Source -Wide Operoting-Current Range

The CA3028A and CA3028B are differential/cascode amplifiers designed for use in communications and industrial equipment operating at frequencies from dc to 120 MHz .

The CA3028B is like the CA3028A but is capable of premium performance particularly in critical dc and differential amplifier applications requiring tight controls for input offset voltage, input offset current, and input bias current.
The CA3053 is similar to the CA3028A and CA3028B but is recommended for IF amplifier applications.
The CA3028A, CA3028B, and CA3053 are supplied in a hermetic 8 -lead TO-5-style package. The " $F$ " versions are supplied in a frit-seal TO-5 package, and the " S " versions in formed-lead (DIL-CAN) packages.

The CA3028A, CA3028B, and CA3053 are available in the packages shown below. When ordering these devices, it is important to add the appropriate suffix letter to the device.

| Package <br> 8-Lead TO-5 | Suffix <br> Letter | CA3028A | CA3028B | CA3053 |
| :--- | :---: | :---: | :---: | :---: |
| TO-5 | T | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| With Dual-In-Line <br> Formed Leads <br> (DIL-CAN) | S | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| Frit-Seal Ceramic | F | $\sqrt{ }$ | $\sqrt{ }$ | $\sqrt{ }$ |
| Beam-Lead | L | $\sqrt{ }$ |  |  |
| Chip | H | $\sqrt{ }$ |  |  |

## APPLICATIONS

- RF and IF Amplifiers (Differential or Coscode)
- DC, Audio, ond Sense Amplifiers
- Converter in the Commercial FM Band
- Oscillotor - Mixer - Limiter
- Componion Application Note, ICAN 5337 "Application of the RCA CA3028 Integroted Circuit Amplifier in the HF ond VHF Ronges." This note covers charocteristics of different operating modes, noise performance, mixer, limiter, and amplifier design considerations.


Fig. 1 - Schemotic diogram for CA3028A, CA3028B and CA3053.

## CA3028A, CA3028B, CA3053 Types

ABSOLUTE MAXIMUM RATINGS AT $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ DISSIPATION:

At $T_{A}$ up to $55^{\circ} \mathrm{C}$
(CA3028AF, CA3028BF,
CA3053F).................................... 750 mW
At $T_{A}>55^{\circ} \mathrm{C}$
(CA3028AF, CA3028BF,
CA3053F)
................ . Derate linearly $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

At $T_{A}$ up to $85^{\circ} \mathrm{C}$
(CA3028A, CA3028B, CA3053)............. . 450 mW
At $T_{A}>85^{\circ} \mathrm{C}$
(CA3028A, CA3028B, CA3053) Derate linearly $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ AMBIENT-TEMPERATURE RANGE:

Operating . . . . . . . . . . . . . . . . . . . . . . . $-5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):
At distance $1 / 16 \pm 1 / 32^{\prime \prime}(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 seconds max.
$+265^{\circ} \mathrm{C}$

## MAXIMUM VOLTAGE RATINGS of $T_{A}=25^{\circ} \mathrm{C}$

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline $$
\begin{gathered}
\text { TERM- } \\
\text { INAL } \\
\text { No. }
\end{gathered}
$$ \& 1 \& 2 \& 3 \& 4 \& 5 \& 6 \& 7 \& 8 <br>
\hline 1 \& \& $$
\begin{array}{c|}
\hline 0 \\
10 \\
.15
\end{array}
$$ \& 0
10
.15
. \& $$
\begin{array}{c|}
\hline 0 \\
t 0 \\
.15
\end{array}
$$ \& $$
\begin{aligned}
& +5 \\
& \text { to } \\
& -5
\end{aligned}
$$ \& * \& * \& +20
to
0 <br>
\hline 2 \& \& \& +5
to
-11 \& +5
+0
10
-1 \& +15
to
0
0 \& * \& +15

to
0 \& * <br>

\hline $3{ }^{\dagger}$ \& \& \& \& \[
$$
\begin{gathered}
+10 \\
\text { to } \\
0
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
15^{0} \\
\text { to } \\
0
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
+30 \\
\text { to } \\
0
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
+15^{\circ} \\
10 \\
0 \\
\hline
\end{gathered}
$$

\] \& \[

$$
\begin{gathered}
\hline+30 \\
10 \\
0
\end{gathered}
$$
\] <br>

\hline 4 \& \& \& \& \& $\stackrel{+}{+15}$ \& * \& * \& * <br>

\hline 5 \& \& \& \& \& \& $$
\begin{gathered}
+208 \\
\text { to } \\
0
\end{gathered}
$$ \& * \& * <br>

\hline 6 \& \& \& \& \& \& \& * \& * <br>
\hline 7 \& \& \& \& \& \& \& \& * <br>
\hline 8 \& \& \& \& \& \& \& \& <br>
\hline
\end{tabular}

MAXIMUM CURRENT RATINGS

| TERM- <br> INAL <br> No. | IIN <br> mA | IOUT <br> mA |
| :---: | :---: | :---: |
| 1 | 0.6 | 0.1 |
| 2 | 4 | 0.1 |
| 3 | 0.1 | 23 |
| 4 | 20 | 0.1 |
| 5 | 0.6 | 0.1 |
| 6 | 20 | 0.1 |
| 7 | 4 | 0.1 |
| 8 | 20 | 0.1 |

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | SYMBOL | TEST CIRCUIT | SPECIAL TEST CONDITIONS |  | LIMITS <br> TYPE CA3028A |  |  | LIMITS <br> TYPE CA3028B |  |  | LIMITS TYPE CA3053 |  |  | UNITS | TYPICAL CHARACTERISTICS CURVES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Fig. |  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  | Fig. |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | ${ }^{+V_{C C}}$ | - $V_{\text {EE }}$ |  |  |  |  |  |  |  |  |  |  |  |
| Input Offset Voltage | V10 | 2 | $\begin{array}{r} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{array}$ | $\begin{array}{r} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{array}$ | - | - | - | - | $\begin{aligned} & 0.98 \\ & 0.89 \end{aligned}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | . | - | - | mV | 4 |
| Input Offset Current | II0 | 3 a | $\begin{gathered} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{gathered}$ | $\begin{array}{r} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{array}$ | - | - | - | - | $\begin{aligned} & 0.56 \\ & 1.06 \end{aligned}$ | 5 6 | - | - | - | $\mu \mathrm{A}$ | 4 |
| Input Bias Current | $\mathrm{I}_{\mathrm{T}}$ | 3 a | $\begin{gathered} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{gathered}$ | $\begin{array}{r} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{array}$ | - | $\begin{gathered} 16.6 \\ 36 \end{gathered}$ | $\begin{aligned} & 70 \\ & 106 \end{aligned}$ | - | $\begin{gathered} 16.6 \\ 36 \end{gathered}$ | $\begin{aligned} & 40 \\ & 80 \end{aligned}$ | $\square$ | - | - |  | 53 |
|  |  | 3b | $\begin{array}{\|r} \hline 9 \mathrm{~V} \\ 12 \mathrm{~V} \\ \hline \end{array}$ | . | $\checkmark$ | - | - | . | - | - | - | $29$ | $\begin{array}{r} 85 \\ 125 \\ \hline \end{array}$ | : A | 5b |
| Quiescent Operating Current | $\begin{array}{r} \mathrm{I}_{6} \\ \text { or } \\ \mathrm{I}_{8} \\ \hline \end{array}$ | 3 a | $\begin{gathered} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{gathered}$ | $\begin{array}{r} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{array}$ | $\frac{0.8}{2}$ | $\begin{aligned} & 1.25 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 2 \\ & 5 \end{aligned}$ | $\begin{gathered} 1 \\ 2.5 \end{gathered}$ | $\begin{aligned} & 1.25 \\ & 3.3 \end{aligned}$ | $\begin{gathered} 1.5 \\ 4 \end{gathered}$ | - | - | - | mA | ${ }_{7}^{6 a}$ |
|  |  | 3b | $9 V$ 12 V | - |  | - | - | - | - | - | $\begin{aligned} & 1.2 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{array}{\|l\|} \hline 3.5 \\ 5.0 \\ \hline \end{array}$ |  | 6b |
| AGC Bias Current (Into Constant-Current Source Terminal No.7) | $\mathrm{I}_{7}$ | 8 a | $\begin{aligned} & 12 \mathrm{~V} \\ & 12 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{\text {AGC }}=+9 \\ & V_{\text {AGC }}=+12 \end{aligned}$ | $\cdot$ | $\begin{gathered} 1.28 \\ 1.65 \end{gathered}$ | - |  | $\begin{aligned} & 1.28 \\ & 1.65 \end{aligned}$ | $\stackrel{-}{-}$ | . | - | - |  | 8 b |
|  |  | - | $\begin{array}{r} 9 \mathrm{~V} \\ 12 \mathrm{~V} \\ \hline \end{array}$ | - | - | - | - | - | - | - | - | $\begin{array}{\|l\|} \hline 1.15 \\ 1.55 \\ \hline \end{array}$ | $\square$ |  | - |
| Input Current (Terminal No.7) | $I_{7}$ | . | $\begin{array}{r} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{array}$ | $\begin{array}{r} 6 \mathrm{~V} \\ 12 \mathrm{~V} \end{array}$ | $\frac{0.5}{1}$ | $\begin{aligned} & 0.85 \\ & 1.65 \end{aligned}$ | $\begin{aligned} & 1 \\ & 2.1 \end{aligned}$ | $0.5$ | $\begin{aligned} & 0.85 \\ & 1.65 \end{aligned}$ | $\left[\begin{array}{r} 1 \\ 2.1 \end{array}\right.$ | - | . | - | mA | - |
| Device Dissipation | $\mathrm{P}_{\mathrm{T}}$ | 3 a | $\begin{array}{\|r} \hline 6 \mathrm{~V} \\ 12 \mathrm{~V} \\ \hline \end{array}$ | $\begin{array}{r} 6 \mathrm{~V} \\ 12 \mathrm{~V} \\ \hline \end{array}$ | $\begin{aligned} & 24 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{array}{\|c} 36 \\ 175 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline 54 \\ 260 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 24 \\ 120 \\ \hline \end{array}$ | $\begin{gathered} 36 \\ 175 \\ \hline \end{gathered}$ | $\begin{array}{\|l\|} \hline 42 \\ 220 \\ \hline \end{array}$ | - | - | - | mW | 9 |
|  |  | 3b | 9 V 12 V | - | - | - | - | - | - | $\square$ | - | $\begin{array}{\|r} 50 \\ 100 \\ \hline \end{array}$ | 80 <br> 150 |  | - |

## ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (cont'd)



[^39]
## Linear Integrated Circuits

## CA3028A, CA3028B, CA3053 Types

DEFINITIONS OF TERMS

## AGC Bios Current

The current drawn by the device from the AGC-voltage source, a maximum AGC voltage.

## AGC Ronge

The total change in voltage gain (from maximum gain to complete cutoff) which may be achieved by application of the specified range of dc voltage to the AGC input terminal of the device.

## Common-Mode Rejection Rotio

The ratio of the full differential voltage gain to the common-mode voltage gain.

## Device Dissipotion

The total power drain of the device with no signal applied and no external load current.

## Input Bios Current

The average value (one-half the sum) of the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.

Input Offset Current
The difference in the currents at the two input terminals when the quiescent operating voltages at the two output terminals are equal.


Fig. 2 - Input offset voltage test circuit for CA3028B.


Fig.3b-Input bias current, device dissipation, and quiescent operating current test circuit for CA3053.

## Input Offset Voltoge

The difference in the dc voltages which must be applied to the input terminals to obtain equal quiescent operating voltages (zero output offset voltage) at the output terminals.

## Noise Figure

The ratio of the total noise power of the device and a resistive signal source to the noise power of the signal source alone, the signal source representing a generator of zero impedance in series with the source resistance.

## Power Goin

The ratio of the signal power developed at the output of the device to the signal power applied to the input, expressed in dB.

## Quiescent Operoting Current

The average (dc) value of the current in either output terminal.

## Voltage Goin

The ratio of the change in output voltage at either output terminal with respect to ground, to a change in input voltage at either input terminal with respect to ground, with the other input terminal at ac ground.


Fig. $3 a$ - Input offset current, input bias current, device dissipotion, and quiescent operoting current test circuit for CA3028A and CA3028B.


Fig. 4 - Input offset voltage and input offset current for CA3028B.

## TYPICAL CHARACTERISTICS



Fig. 5a - Input bias current vs. ambient temperature for CA3028A and CA3028B.


92C5-15034
Fig.6a - Quiescent operating current vs.ambient temperature for CA3028A and CA3028B.


Fig. 5 b - Input bias current vs. ambient temperature for CA3053.


Fig.6b-Quiescent operating current vs.ambient temperature for CA3053.


Fig. 7 - Operating current vs. VEE voltage for CA3028A and CA3028B.

## Linear Integrated Circuits

CA3028A, CA3028B, CA3053 Types

## TYPICAL CHARACTERISTICS AND TEST CIRCUITS



Fig.8a - AGC bias current test circuit (differentialamplifier configuration) for CA3028A and CA3028B.


Fig. 9 - Device dissipation vs. temperature for CA3028A and CA3028B.


92Cs-14492
Fig.10b - Power gain vs. frequency (cascode configuration) for CA3028A and CA3028B.


Fig.8b - AGC bias current vs. bias volts (terminal No.7) for CA3028A and CA3028B.


Fig.10a - Power gain and noise figure test circuit (cascode configuration) for CA3028A, CA3028B and CA3053*.

* 10.7 MHz Power Gain Test Only.


Fig.10c - 100 MHz noise figure vs. collector supply volts (cascode configuration) for CA3028A and CA3028B.

TYPICAL NOISE FIGURE AND POWER GAIN TEST CIRCUITS AND CHARACTERISTICS


Fig.1la - Power gain and noise figure test circuit (differ-ential-amplifier configuration and terminal No. 7 connected to $\mathrm{V}_{\text {CC }}$ ) for CA3028A, CA3028B and CA3053*.

* 10.7 MHz Power Gain Test Only.


Fig.1lb - Power gain vs. frequency (differential. amplifier configuration) for CA3028A and CA3028B.

Fig.11d - Power gain and noise figure test circuit (differ-ential-amplifier configuration for CA3028A and CA3028B.


Fig.11c - 100 MHz noise figure vs. collector supply voltage (differential-amplifier configuration) for CA3028A and CA3028B.


92Cs-14484
Fig.1le - 100 MHz noise figure and power gain vs. base-to-emitter bias (terminai No.7) for CA3028A and CA30288.

## Linear Integrated Circuits

## CA3028A, CA3028B, CA3053 Types

## TYPICAL ADMITTANCE PARAMETERS



92CS-14491
Fig. 12 - Input admittance ( $\mathrm{Y}_{11}$ ) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.


92CS-14494
Fig. 14 - Reverse transadmittance $\left(Y_{12}\right)$ vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.


92C5-14504
Fig. 16 - Forward transadmittance ( $\mathrm{Y}_{21}$ ) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.


92CS-14493
Fig. 13 - Input admittance $\left(\mathrm{Y}_{11}\right)$ vs. frequency (differentialamplifier configuration) for CA3028A, CA3028B and CA3053.


Fig. 15 - Reverse transadmittance $\left(\mathrm{Y}_{12}\right)$ vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.


Fig. 17 - Forward transadmittance ( $\mathrm{Y}_{21}$ ) vs. frequency (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.

## Differential Amplifiers CA3028A, CA3028B, CA3053 Types

TYPICAL ADMITTANCE PARAMETERS


Fig. 18 - Output admittance ( $\mathrm{Y}_{22}$ ) vs. frequency (cascode configuration) for CA3028A, CA3028B and CA3053.


Fig.19 - Output admittance ( $\mathrm{Y}_{22}$ ) vs. frequency (differ-ential-amplifier configuration) for CA3028A, CA3028B and CA3053.

TYPICAL TEST CIRCUITS AND CHARACTERISTICS


Fig.20a - Output power test circuit for CA3028A and CA3028B.


Fig.21a - AGC range test circuit (differential amplifier) for CA3028A and CA3028B.


Fig.20b - Output power vs. frequency - $50 \Omega$ input and $50 \Omega$ output (differential-amplifier configuration) for CA3028A and CA3028B.


Fig.21b - AGC characteristics for CA3028A and CA3028B.

## Linear Integrated Circuits

CA3028A, CA3028B, CA3053 Types

## TEST CIRCUITS AND TYPICAL CHARACTERISTICS



Fig.22a - Transfer characteristic (voltage gain) test circuit ( 10.7 MHz ) cascode configuration for CA3028A, CA3028B and CA3053.


Fig.22c - Transfer characteristic (voltage gain) test circuit ( 10.7 MHz ) differential-amplifier configuration for CA3028A, CA3028B and CA3053.


92CS-|4508R|
Fig.22b - Transfer characteristics (cascode configuration) for CA3028A, CA3028B and CA3053.


Fig.22d - Transfer characteristics (differential-amplifier configuration) for CA3028A, CA3028B and CA3053.

## CA3028A, CA3028B, CA3053 Types



* For $R=1.6 \mathrm{k} \Omega-\left(V_{C C}=12 \mathrm{~V}, V_{E E}=-12 \mathrm{~V}\right)$

For $R=2 \mathrm{k} \Omega-\left(V_{C C}=6 \mathrm{~V}, V_{E E}=-6 \mathrm{~V}\right)$
Fig. 23 - Differential voltage gain, maximum peak-to-peak output voltage, and bandwidth test circuit for CA3028B.


For CMR test: $S_{1}$ to ground
For input common-mode voltage range test: $S_{1}$ to $V X$
Common mode rejection ratio $=20 \log _{10} \frac{\left(A^{*}\right)(2)(0.3)}{V_{\text {DIFF }}(\text { RMS })}$

* $A=$ Single-ended voltage gain.

Fig. 24 . Common-mode rejection ratio and common-mode input-voltage range test circuit for CA3028B.


# Video and Wide-band Amplifier 

For Industrial and Commercial
Equipment at Frequencies up to 200 MHz

## Features:

- High differential push-pull voltage gain - $37 d B$ typ.
- Single-ended voltage gain 31 dB typ.
- Wide [3dB] bandwidth 55 MHz typ.
- Balanced input and output
- High input resistance - $150 \mathrm{k} \Omega$ typ.

■ Low output resistance - $125 \Omega$ typ.

- Bias options for temperature


## compensation:

Bias Mode A: "Constant" Voltage
Bias Mode B: "Constant" Gain

## Applications

- Video amplifier
- Schmitt trigger
- Modulator
- IF Amplifier
- Mixer
- DC Amplifier
- Sense Amplifier

The RCA CA3040 is a monolithic silicon integrated circuit designed to meet the requirements of a wide variety of applications requiring high gain and wide bandwidth. The cascode-connected differential amplifier achieves a double-ended gain of 37 dB with a typical 3 dB bandwidth of 55 MHz . Emitter-Follower input and output stages provide the desirable high input impedance and output impedance for coupling to other circuits.
The CA3040 includes two biasing options, allowing the user to optimize his design over the entire military temperature


Fig. 1 - Schematic Diagram for CA3040.
range of -55 to $+125^{\circ} \mathrm{C}$. Bias Mode A yields a substantially constant voltage at the output terminals for applications using DC coupling to succeeding stages or requiring maximum dynamic range over the temperature range. DC output voltage varies less than 0.1 volt (typically) over the entire temperature range while gain varies $\pm 2 \mathrm{~dB}$. Blas Mode B provides extremely stable gain over the temperature range. Gain variation is 0 dB (typically) in this Bias Mode. DC variation is $\pm 0.8$ volt.
Provisions are also made for stabilizing the operating point for either single or split power supplies.

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in optimizing the selection of "outboard" components of equipment designs. The values shown may vary as much as $\pm 30 \%$.
RCA reserves the right to make anychanges in the Resistance Values provided such changes do not adversely affect the palues provided such changes do not adversely afted performance characteristics of the device.


LEAD TEMPERATURE (During Soldering):
At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 seconds max.
$+265^{\circ} \mathrm{C}$

* Limitation imposed by the thermal resistance of package.


## MAXIMUM VOLTAGE.RATINGS at $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 2 with respect to terminal 11 is 0 to +14 volts.

| TERMINAL No. | 1 | 2 | 3 | 4 | 5 ${ }^{\text { }}$ | 6 | 7 | 8 | 9 | 10 | $11^{\text {A }}$ | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  | 0 -14 | * | * | +14 | * | +10 -10 | * | * | * | ${ }_{+}^{+14}$ | * |
| 2 |  |  | * | ${ }_{+14}^{0}$ | ${ }_{+}^{+14}$ | +14 | * | * | * | ${ }_{+14}$ | +14 0 | ${ }_{+}^{+14}$ |
| 3 |  |  |  | * | +5 -3 | * | * | * | * | * | +5 -3 | * |
| 4 |  |  |  |  | * | +3 -3 | * | * | * | * | * | * |
| $5^{\text {4 }}$ |  |  |  |  | $\wedge$ | * | $\begin{aligned} & +10 \\ & -3 \end{aligned}$ | * | +3 -7 | * | $\begin{gathered} 0 \\ \text { Note } \\ 1 \end{gathered}$ | * |
| 6 |  |  |  |  |  |  | * | * | * | * | * | * |
| 7 |  |  |  |  |  |  |  | * | * | * | ${ }_{-3}^{+10}$ | * |
| 8 |  |  |  |  |  |  |  |  | +3 -3 | * | * | * |
| 9 |  |  |  |  |  |  |  |  |  | * | +7 -3 | * |
| 10 |  |  |  |  |  |  |  |  |  |  | * | * |
| $11^{14}$ |  |  |  |  |  |  |  |  |  |  | ^ | * |
| 12 |  |  |  |  |  |  |  |  |  |  |  |  |

CURRENT RATINGS

| TERM- <br> INAL <br> No. | IIN <br> mA | IOUT <br> mA |
| :---: | :---: | :---: |
| 1 | 5 | 5 |
| 2 | - | - |
| 3 | 5 | 5 |
| 4 | 1 | 0.1 |
| 5 | - | - |
| 6 | 1 | 0.1 |
| 7 | 5 | 5 |
| 8 | 5 | 5 |
| 9 | 1 | 0.1 |
| 10 | - | 10 |
| 11 | - | - |
| 12 | - | 10 |

[^40]Linear Integrated Circuits
CA3040
ELECTRICAL CHARACTERISTICS AT TA $=25^{\circ} \mathrm{C}$ Unless Otherwise Specified

| Characteristics | Symbols |  | Special Test Conditians |  | Limits |  | Units | Typical Characteristics Curves <br> Fig. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Circuits |  | CA3040 |  |  |  |  |
|  |  | Fig. |  | Min. | Typ. | Max. |  |  |
| STATIC CHARACTERISTICS $\quad \mathrm{V}_{\text {CC }}=+6 \mathrm{~V}, \mathrm{VEE}=-6 \mathrm{~V}$ |  |  |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{10}$ or $\mathrm{V}_{12}$ | $\begin{aligned} & 2(a) \\ & \text { 2(b) } \\ & \hline \end{aligned}$ | Bias Mode Switch A or B: Closed | 1.4 | 2.7 | 3.7 | V | 9 |
| Base Bias Voltage | $\mathrm{V}_{9}$ | 2(a) | Bias Mode A Switch Closed | - | -1.7 | - | V | - |
|  |  | 2(b) | Bias Mode B Switch Closed | - | -1.7 | - | V | - |
| Input Bias Reference Voltage | $\mathrm{V}_{1}$ | 2(a) 2(b) | Bias Mode Switch <br> A or B: Open  | -1 | - | +1 | V | 9 |
| Input Bias Current | $\mathrm{I}_{4}, \mathrm{I}_{6}$ | 2(a) 2(b) | Bias Mode A or B: Slosed | - | 15 | 45 | $\mu \mathrm{A}$ | - |
| Input Unbalance Current | $\left\|\mathrm{I}_{6}-\mathrm{I}_{4}\right\|$ | 2(a) 2(b) | Bias ModeA or B:Switch <br> Closed | - | - | 6 | $\mu \mathrm{A}$ | - |
| Power Supply Current Drain | $\begin{aligned} & \mathrm{I}_{2} \text { or } \\ & \mathrm{I}_{5}+\mathrm{I}_{11} \\ & \hline \end{aligned}$ | 2(a) | Mode A <br> Switch open or closed | 4.7 | 8.5 | 15.5 | mA | 10 |
|  | $\begin{gathered} \mathrm{I}_{2} \mathrm{Or} \\ \mathrm{I}_{5}+\mathrm{I}_{8}+\mathrm{I}_{11} \end{gathered}$ | 2(b) | Mode B <br> Switch open or closed |  |  |  |  |  |
| DYNAMIC CHARACTERISTICS $\quad \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0$; Split Voltage Supply (Optional) $=+6 \mathrm{~V}$ |  |  |  |  |  |  |  |  |
| Differential Voltage Gain |  |  |  |  |  |  |  | - |
| Single-Ended Input Differential Output | ADIFF(DE) | 3(a) | $\begin{aligned} f & =1 \mathrm{MHz} \\ \mathrm{R}_{\mathrm{S}} & =50 \Omega \end{aligned}$ | 34 | 37 | - | dB | - |
| Single-Ended Input and Output | ${ }^{\text {d }}$ (IFF(SE) | 3(a) | $\begin{aligned} f & =1 \mathrm{MHz} \\ R_{S} & =50 \Omega \end{aligned}$ | 28 | 31 | - | dB | 4,5 |
| -3dB Bandwidth | BW | 3(a) | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | 40 | 55 | - | MHz | 4,7 |
| Differential Voltage Gain Balance | $\begin{array}{\|l\|} \hline \mathrm{A}_{\mathrm{DIFF}}(\mathrm{SE})_{10} \\ -\mathrm{A}_{\mathrm{DIFF}}(\mathrm{SE})_{12} \end{array}$ | 3(a) | $\mathrm{f}=1 \mathrm{MHz}$ | -1 | 0 | +1 | dB | - |
| Output Voltage Swing | $\begin{aligned} & V_{8} \text { or } V_{10} \\ & \text { RMS } \end{aligned}$ | 3(a) | $\begin{aligned} f & =1 \mathrm{MHz} \\ \mathrm{R}_{\mathrm{S}} & =50 \Omega \end{aligned}$ | - | 0.5 | - | VRMS | 7 |
| Noise Figure | NF | 3(a) | $\begin{aligned} (\text { Note } 1) \mathrm{f} & =30 \mathrm{MHz} \\ \mathrm{R}_{\mathrm{S}} & =400 \Omega \end{aligned}$ | - | 7.5 | 9 | dB | 8 |
| Parallel Input Resistance | R ${ }_{1}$ | 3(a) |  | - | 150 | - | $k \Omega$ | - |
| Parallel Input Capacitance | $\mathrm{C}_{1}$ | 3(a) | $f=1 \mathrm{MHz}$ | - | 2.2 | - | pF | - |
| Output Resistance | $\mathrm{R}_{0}$ | 3(a) |  | - | 125 | - | $\Omega$ | - |
| TEMPERATURE DEPENDENT CHARACTERISTICS <br> Temperature coefficients for ambient temperature: $-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |
| Output Voltage | $\frac{\Delta \mathrm{V}_{10} \text { or } \Delta \mathrm{V}_{12}}{{ }^{\circ} \mathrm{C}}$ | 3(a) | Bias Mode A | - | 0 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ | 9 |
|  |  | 3(b) | Bias Mode B | - | 6.4 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  |
| Power Supply Current Drain | $\triangle \mathrm{I} 2{ }^{\circ} \mathrm{C}$ | 3(a) | Bias Mode A | - | 5 | - | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ | 11 |
| Differential Voltage Gain | $\mathrm{A}_{\text {DIFF }}{ }^{\circ}{ }^{\text {C }}$ | 3(a) | Bias Mode A | - | 0.0166 | - | $\mathrm{dB} /{ }^{\circ} \mathrm{C}$ | 12 |
|  |  | 3(b) | Bias Mode B | - | 0 | - |  |  |

iNote 1: Replace $1-k \Omega$ resistors between Term. 1 and 4 and $T e \quad$. 1 and 6 with suitable chokes so that reactance at 30 MH exceeds $5 k \Omega$

STATIC CHARACTERISTICS TEST CIRCUITS FOR CA3040


Fig.2(a) - Bias Mode A

DYNAMIC CHARACTERISTICS TEST CIRCUITS FOR CA3040


* VARIABLE CAPACITANCE (05-:0 10 F$)$ aduUStMENT FOR EQUAL 3dB BANDWIDTH AT AMPLIFIER OUTPUTS.
TERMINALS IO AND I2
ALL RESISTORS IN OHMS
ALL CAPACITORS IN MICROFARADS IUNLESS OTHERWISE INOICATED)
BIAS MODE A IS AS DEFINED IN FIG $2(a)$
Fig.3(a) - Bias Mode A


Fig.2(b) - Bias Mode B


* SEE FIG 3 (a)
bIAS MODE B IS AS OEFINED IN FIG 2 (b)
ALL RESISTORS IN OHMS
ALL CAPACITORS IN MICROFARAOS (UNLESS OTHERWISE INDICATEO).

Fig.3(b) - Bias Mode B


Fig. 4 - Differential Voltage Gain vs Frequency


Fig. 5 - Differential Voltage Gain vs DC Supply Voltages

## Linear Integrated Circuits

## CA3040

## OPERATING CONSIDERATIONS

## General

The CA3040 is designed to provide flexibility in the selection of power supply configurations and to provide the circuit designer the choice between two modes of temperature-compensated performance. Mode A, which provides constant DC output voltage, is recommended for most applications. The control of the operating point provided by this mode maintains the dynamic range of the device while gain variation over most of the range is less than $\pm 1 \mathrm{~dB}$. Mode B provides constant gain for applications where this consideration is critical, but will exhibit a reduction of dynamic range at the temperature extremes.

## Power Supply Considerations

Figures 2 and 3 illustrate the use of the CA3040 with balanced dual supplies and single power supplies, respectively. Both figures demonstrate that the inputs may be directly referenced to the center point of the supply (ground in Fig.2) by closing the included switch. This is the natural connection in Fig. 2. This connection is optional, however, and need not be made. Use of this connection in Fig. 3 implies the presence of another DC supply or a "stiff" bleeder. If such a source is present its use is suggested in order to maintain maximum common mode range. Dynamic performance and dynamic range of the output circuit are unaffected by the choice of biasing scheme used so that in most cases direct connection of Terminal No. 1 to the center point of the supply is not required. Where direct connection is not used, Terminals No. 4 and No. 6 must be biased from Terminal No. 1 for proper operation.

## High-Frequency Considerations

Stable high-frequency operation requires that proper high-frequency construction techniques be followed. The photograph of Fig. 6 illustrates the precautions taken in the construction of the test circuit of Fig.3.

Extreme caution is required because of the extended gain bandwidth capability of the device. Oscillations have been observed in the 400 -to- 800 MHz range when
precautions were not taken. In addition to normal considerations of shielding, parts layout, and isolation, the following specific suggestions are made:

1. Use sockets only when necessary. Sockets, when used, must provide shielding within the pin circle. The socket shown in the chassis of Fig. 6 is a Barnes MG-1201, or equivalent, modified by drilling a $1 / 8^{\prime \prime}$ hole in the center and inserting a grounded brass pin.
2. Do not bypass Terminal No. 9 in normal operation. Fig. 3 shows the use of neutralization between Terminal No. 9 and one output to bal ance the amplifier at high frequencies. Experience shows that stable operation, while possible, is difficult to achieve if Terminal No. 9 is bypassed to ground.
3. In DC testing, $1 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}$ carbon resistors should be soldered directly to the socket Terminals No. 4 and No. 6 to suppress parasitic oscillations. All current carrying connections are made at the other end of the resistors. Direct sensing of Terminal No. 4 or No. 6 voltage should not be attempted.


Fig. 6 - Test Circuit Layout


Fig. 7 - 3 dB Bandwidth vs Single-Ended Output Voltage


Fig. 9 - Output Volts or Input Bias Reference Volts vs Ambient Temperature


Fig.II - Collector Supply Current Drain (12) vs Ambient Temperature


Fig. 8 - Noise Figure (NF) vs Source Impedance


Fig. 10 . Collector Supply Current Drain (I2) vs Collector Supply Voltage (VCC)


92CS-15450
Fig. 12 - Single-Ended Differential Voltage Gain vs Ambient Temperature

## Special Function Circuits <br> Technical Data

| Automotive Circuits | Page |
| :---: | :---: |
| CA3105. | See Page 46 |
| CA3130* | See Page 141 |
| CA3160* | See Page 176 |
| CA3161. | See Page 335 |
| CA3165 | See Page 494 |
| CA3168 | See Page 339 |
| CA3169 | See Page 508 |
| CA3207* | See Page 343 |
| CA3208* | See Page 343 |
| CA3219. | See Page 514 |
| CA3228. | See Page 517 |
| CA3260* | See Page 208 |
| CA3290 | See Page 291 |
| Broadband (Video) |  |
| Amplifiers |  |
| CA080* | See Page 83 |
| CA081* | See Page 83 |
| CA082* | See Page 83 |
| CA083* | See Page 83 |
| CA084* | See Page 83 |
| CA3001 | See Page 569 |
| CA3002. | ......... 612 |
| CA3020. | See Page 500 |
| CA3021. | See Page 129 |
| СА3022. | See Page 129 |
| CA3023. | See Page 129 |
| CA3040. | See Page 604 |
| CA3071. | See Page 678 |
| CA3100* | See Page 135 |
| CA3130 | . See Page 141 |
| CA3140* | See Page 156 |
| CA3160* | . See Page 176 |
| CA3240* | . See Page 193 |
| CA3260* | . See Page 208 |

## Linear Integrated Circuits

## CA3002



## IF Amplifier

For Use in Communication Equipment

## Features:

- Input resistance - $100 \mathrm{k} \Omega$ typ.
- Output resistance - $70 \Omega$ typ.
- Voltage gain - 24 dB typ. @ 1.75 MHz
- Push-pull input, single-ended output
- $-3 d B$ bandwidth -11 MHz typ.
- AGC range - 80 dB typ.
- Useful frequency range $D C$ to 15 MHz .


## Applications:

- Product detector
- IF \& video amplifier
- AM detector
- Schmitt trigger

The RCA-CA3002 integrated-circuit IF amplifier is a balanced differential amplifier that can be used with either a single-ended or a push-pull input and can provide either a direct-coupled or a capacitance-coupled single-ended output. Its applications include RC-coupled IF amplifiers that
use the internal silicon output-coupling capacitor, video amplifiers that use an external coupling capacitor, envelope detectors, product detectors, and various trigger circuits. The CA3002 is supplied in the 10 -lead hermetic TO-5 style package.


Fig. 1 - Schematic diagram.

## ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, at $T_{A}=25^{\circ} \mathrm{C}$



ELECTRICAL CHARACTERISTICS, at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {CC }}=+6 \mathrm{~V}, \mathrm{~V}_{\text {EE }}=-6 \mathrm{~V}$

| CHARACTERISTICS | SPECIAL TEST CONDITIONS <br> TERMINALS No. 3 \& No. 4 NOT CONNECTED UNLESS OTHERWISE NOTED | TEST CIRCUITS | LIMITS |  |  | UNTTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CA3002 |  |  |  |
|  |  | Fig. | Min. | Typ. | Max. |  |

STATIC CHARACTERISTICS

| Input Unbalance |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage $\mathrm{V}_{\text {IU }}$ |  |  |  | 4 | - | 2.2 | - | mV |
| Input Unbalance |  |  |  | 5 | - | 2.2 | 10 | $\mu \mathrm{A}$ |
| Input Bias Current $I_{1}$ |  |  |  | 5 | - | 20 | 36 | $\mu \mathrm{A}$ |
| Quiescent OperatingVoltage | MODE | TERMINAL |  |  |  |  |  |  |
|  |  | 2 | 4 |  |  |  |  |  |
|  | A | $\mathrm{V}_{\mathrm{EE}}$ | NC | 7a | - | 2.8 | - | V |
|  | B | $V_{\text {EE }}$ | $\mathrm{V}_{\mathrm{EE}}$ | 8b | - | 3.9 | - | $v$ |
| Device Dissipation $\mathrm{P}_{\mathbf{T}}$ |  |  |  | 4 | - | 55 | - | mW |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Differential Voltage Gain ADIF (Single-Ended Input and Output) | $\mathrm{f}=1.75 \mathrm{MHz}$ |  |  | 10 | 19 | 24 | - | dB |
| Bandwith at -3 dB Point BW | - |  |  | 10 | - | 11 | - | MHz |
| Maximum Output Voltage Swing $\mathrm{V}_{\mathrm{OUT}}{ }^{(\mathrm{P}-\mathrm{P})}$ | - |  | , | 10 | - | 5.5 | - | $V_{\text {P.P }}$ |
| Noise Figure NF | $f=1.75 \mathrm{MHz}^{\text {R }}$ = $1 \mathrm{k} \Omega$ |  |  | 12 | - | 4 | 8 | dB |
| Input Impedance Components: <br> Parallel Input <br> Resistance $R_{\text {IN }}$ | $\mathrm{f}=1.75 \mathrm{MHz}$ |  |  | None | - | 100k | - | $\Omega$ |
| Parallel Input <br> Capacitance $\mathrm{C}_{\text {IN }}$ | $\mathrm{f}=1.75 \mathrm{MHz}$ |  |  | None | - | 4 | - | pF |
| Output Resistance R ${ }_{\text {OUT }}$ | $\mathrm{f}=1.75 \mathrm{MHz}$ |  |  | 14 | - | 70 | - | $\Omega$ |
| 3rd Harmonic Intermodulation Distortion | - |  |  | 16 | -30 | -40 | - | dB |
| $\begin{aligned} & \text { AGC Range (Maximum } \\ & \text { Voltage Gain to } \\ & \text { Complete Cutoff AGC } \end{aligned}$ | $\mathrm{f}=1.75 \mathrm{MHz}$ |  |  | 18 | 60 | 80 | - | dB |

## Linear Integrated Circuits

## CA3002

ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS, at $\boldsymbol{T}_{A}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$
Indicated voltage or current limits for each terminal can be applied under the specified operating conditions for other terminals.
All voltages are with respect to ground ( $-V_{C C},+V_{E E}$ ) or common terminal of Positive and Negative DC supplies).

| TERMINAL | VOLTAGE OR CURRENT LIMITS |  | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | NEGATIVE | POSITIVE | TERMINAL | VOLTAGE |
| 1 | -8V | , 0 V | $\begin{gathered} 2,7 \\ 5,10 \\ 9 \\ \hline \end{gathered}$ | $\begin{array}{r} -8 \\ 0 \\ +6 \end{array}$ |
| 2 | -10 V | 0 V | $\begin{gathered} 1,5,10 \\ 9 \\ \hline \end{gathered}$ | $\begin{array}{r} 0 \\ +6 \\ \hline \end{array}$ |
| 3 | -8.5 V | 0 V | $\begin{gathered} 1,5,10 \\ 7 \\ 9 \end{gathered}$ | $\begin{array}{r} 0 \\ -6 \\ +6 \end{array}$ |
| 4 | -8V | 0 V | $\begin{gathered} 1,5,10 \\ 2,7 \\ 9 \end{gathered}$ | $\begin{array}{r} 0 \\ -8 \\ +6 \end{array}$ |
| 5 | -3.5 V | +3.5 V | $\begin{gathered} 1,10 \\ 2,7 \\ 9 \end{gathered}$ | $\begin{array}{r} 0 \\ -6 \\ +6 \end{array}$ |
| 6 | INTERNAL CONNECTION DO NOT USE |  |  |  |
| 7 | -12 V | 0 V | $\begin{gathered} \hline 1,5,10 \\ 2 \\ 9 \end{gathered}$ | $\begin{array}{r} 0 \\ -6 \\ +6 \end{array}$ |
| 8 | 20 mA |  | $\begin{gathered} 1,5,10 \\ 2 \\ 9 \\ 200 \Omega \text { Resist } \\ \text { Termina } \end{gathered}$ | 0 -6 +6 \& 8 \& 8 |
| 9 | 0 V | +10 V | $\begin{gathered} 1,5,10 \\ 2,3,7 \end{gathered}$ | $\begin{array}{r} 0 \\ -6 \end{array}$ |
| 10 | -3.5 V | +3.5 V | $\begin{gathered} 1,5 \\ 2,7 \\ 9 \end{gathered}$ | $\begin{array}{r} 0 \\ -6 \\ +6 \end{array}$ |
| CASE | INTERNALLY CONNECTED TO TERMINAL No. 2 (SUBSTRATE) DO NOT GROUND |  |  |  |

STATIC CHARACTERISTICS


Fig. 2 - input unbalance voltage \& current vs temperature.


Fig. 3 - Input bias current vs temperature.


Fig. 4 - Input unbalance voltage and device dissipation test circuit.


Fig. 6 - Quiescent operating voltage vs temperature.


Fig. 5 - Input unbalance current $\&$ bias current test circuit.


Fig. 7 - Quiescent operating voltage.

## DYNAMIC CHARACTERISTICS



Fig. 8a - Differential voltage gain vs temperature.


Fig. 8 - Ditferential voltage gain vs frequency.

## Linear Integrated Circuits

## CA3002



Fig. 9 - Bandwidth of - $3 d B$ point vs temperature.


Fig. 11 - Noise figure vs source resistance.


Fig. 13a - Output resistance vs temperature.


Fig. 14 - Output resistance.


Fig. 10 - Differential voltage gain, $-3 d B$ bandwidth, and maximum output voltage swing.


* Taps are adjusted to provide indicated equivalent vaiues of $R$ with tank tuned to resonance at 1.75 MHz , and a $50-\Omega$ resisto
connected to simulate the noise diode.

Fig. 12 - Noise figure.


Fig. 13b-Output resistance vs frequency.


Fig. 15 - Input level for -30 dB intermodulation vs temperature.


1) Increase both input-signal tones until the $2 \mathbf{2}_{2}-\mathbf{- 1}$ and $2 f 1$ - $\mathbf{6 2}$ outputsignal voltages ere 30 dB below the $\mathrm{f}_{1}$ end $\mathrm{f}_{2}$ output-signal voltages.
2) Measure rms values of the input and output signel voltages. 3) The measured input signal voltage is that valua when the 3 rd-harmonic intarmoduletion products are 30 dB below the fundemental outputs.

Fig. 16 - Intermodulation circuit.



Fig. 17 - AGC range vs frequency.

1) Set attenuator at 80 dB attenuation.
2) Set variable dc supply voltage at 0 V .
3) Increase signal input voltage until RF V.T.V.M. indicates 5 mV output.
4) Set variable dc supply voltage at -6 V.
5) Adjust attenuator until RF V.T.V.M. again indicates 5 mV output. 6) Change in attenuator setting in $d B$ is total AGC Range.

Fig. 18 - AGC range.

## Linear Integrated Circuits

## CA3091D



## Four-Quadrant Multiplier

## Applications:

- Multiplier ■ Divider ■ Squarer ■ Square Rooter
- Power-series approximator
- Full-wave rectifier
- Automatic level controller
- RMS converter
- Frequency discriminator
- Voltage-controlled filters and oscillators

RCA-CA3091D, a monolithic silicon integrated circuit, is a four-quadrant multiplier that provides an output voltage that is the product of two input ( $x$ and $y$ ) voltages.

This device functions as a multiplier, divider, squarer, square rooter, and power-series approximator. In addition, this device is useful in applications such as ideal full-wave rectifiers, automatic level controllers, RMS converters, frequency discriminators, and voltage-controlled filters and oscillators.

The CA3091D comprises five basic circuits (See Fig. 1), including: a multiplier block, two linearity compensators, a current converter, a current source for biasing, and a regulator (reference voltage). A brief description of the operation, functions and typical applications is given in the section "Operating Considerations". In addition there is a separate section on "Symbols, Terms, and Definitions" that defines the terms and symbols used throughout the data bulletin.

The CA3091D is supplied in 14 -lead dual-in-line ceramic package and operates over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

[^41]Features: ${ }^{\bullet}$

- "Accuracy": $\pm 4 \%$ (max.)
- "Linearity": 3.0\% (max.)
- Feedthrough: 9 mV p-p (typ.)
- 3-db bandwidth: 4.4 MHz
- Low power operation capability: $\pm 6.0 \mathrm{~V}, 4 \mathrm{~mW}$ drain
- Low power-supply sensitivity: $\mathbf{3 6} \mathbf{m V} / \mathrm{V}$ typ.
- Smooth overload characteristics - no foldback if fullscale input signal is exceeded
- Negligible warm-up drift
- Broadband operation capability (flat to $\mathbf{1 ~ M H z}$ ) - both inputs have similar characteristics for reduced highfrequency phase shift between the inputs
- Low-level linearity correction circuitry minimizes lowlevel feedthrough for improved small-signal accuracy
- All multiplication is performed with wideband circuitry this permits two signals of frequencies much higher than the $\mathbf{- 3} \mathbf{~ d b}$ frequency of the multiplier to produce a difference frequency that is within the multipliers bandwidth
- High immunity to parasitic oscillation
- Essentially free from excess peaking - provides improved frequency response
- Requires no level shifting at the output - current-source operation at the output permits output signal to be referenced to ground or other levels within the output voltage swing capabilities of the multiplier
- Internal bias regulator

MAXIMUM RATINGS; Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

| DC Supply Voltages: |  |  |
| :---: | :---: | :---: |
| Between Terms. 12 and 1 | +18 | $v$ |
| Between Terms. 4 and 1 | 8 | $v$ |
| DC Supply Currents: |  |  |
| At Term. 12 with DC Supply Voltage $=+15 \mathrm{~V}$. | 4 | mA |
| At Term. 4 with DC Supply Voltage $=-15 \mathrm{~V}$ | 16 | mA |
| Bias Current (At Term. 3). . | - | mA |
| Input Current | $\pm 1$ | mA |
| Output Short-Circuit Duration |  |  |
|  |  |  |
| Linearity Correction Currents: |  |  |
| At Terminals 7 and 8. | 10 | mA |
| Device Dissipation (Up to $\mathbf{1 2 5}^{\circ} \mathrm{C}$ ) | 200 | nW |
| Ambient Temperature Range: |  |  |
| Operating . | -55 to +125 | ${ }^{\circ}$ |
| Storage | -65 to +150 | - |
| Lead Temperature (during soldering): <br> At distance not less than $\mathbf{1 / 3 2}$ inch $(0.79 \mathrm{~mm})$ from case for $\mathbf{1 0}$ seconds max. | +265 | ${ }^{\circ} \mathrm{C}$ |

*Externel resistance is required to limit the current to the indicated $\pm 1 \mathrm{~mA}$ value.

ELECTRICAL CHARACTERISTICS, For Equipment Design

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C}, I_{1 B}=0.5 \mathrm{~mA} \\ & V^{+}=15 \mathrm{~V}, \mathrm{~V}-15 \mathrm{~V} \end{aligned}$ | Circuit and/or Char. Curve | Min. | Typ. | Max. |  |
| STATIC CHARACTERISTICS |  |  |  |  |  |  |  |
| INPUT CIRCUIT | ${ }^{1} \mathrm{IC}$ | $x=0$ | - | -20 | -2.1 | +20 | $\mu \mathrm{A}$ |
| Input Balance (Correction) Currents: At $\times$ Input |  |  |  |  |  |  |  |
| At $y$ Input |  | $y=0$ | - | -20 | -8.7 | +20 | $\mu \mathrm{A}$ |
| Feedthrough Linearity Balance (Correction) Current | ${ }^{1} 00$ |  | - | -34 | -2.9 | +34 | $\mu \mathrm{A}$ |
| OUTPUT CIRCUIT |  | $x \& y=0$, | - | -10 | -0.23 | +10 | $\mu \mathrm{A}$ |
| Output Offset Current | 100 |  |  |  |  |  |  |
| Output Offset Voltage | VOO | ${ }^{\prime} \mathrm{OO}$ thru $\mathrm{R}_{\mathrm{L}}=33 \mathrm{k} \Omega$ | - | -0.330 | -0.0076 | +0.330 | $V$ |
| Output Peak Current Swing | $\|10\|$ | Thru $\mathrm{R}_{\mathrm{L}}=24 \mathrm{k} \Omega$ | 3 | 0.41 | 0.45 | - | mA |
| Output Peak Voltage Swing | $\left\|v_{0}\right\|$ | Across $\mathrm{R}_{\mathrm{L}}=33 \mathrm{k} \Omega$ | 4 | 12 | 12.9 | - | V |
| DC SUPPLIES \& BIASING |  | $\mathrm{V}^{-}=-15 \mathrm{~V}$ | - | - | 2.9 | 4.5 | mA |
| Current Drain (Idiling): <br> At Term. 4 |  |  |  |  |  |  |  |
| At Term. 12 |  | $\mathrm{V}^{+}=+15 \mathrm{~V}$ | - | - | 2.0 | 3.0 | mA |
| Reference Voltage | $V_{\text {ref }}$ | Measured across Terms. $6 \& 4 \text { at } I=1 \mathrm{~mA}$ | - | 5.5 | 6.1 | 6.7 | $v$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Output Current | 10 | With $1=0.2 \mathrm{~mA}$ at each input | - | - | 0.21 | 0.32 | mA |
| Normalized k Factor ( $\mathrm{k}_{\mathrm{N}}=\frac{k}{\mathbf{k}_{\mathbf{r}}}$ ) |  |  | 11 | 0.69 | 1.0 | 1.7 |  |
| Accuracy |  | Worst case at $\mathbf{2 5}{ }^{\circ} \mathrm{C}$ | - | - | 2.6 | 4.0 | $\begin{aligned} & \% \text { of } \\ & 10 \mathrm{~V} \end{aligned}$ |
| Linearity |  |  |  | - | 1.7 | 3.0 |  |
| Feedthrough Voltage:$\begin{aligned} & \text { At } y=20 \mathrm{~V} p-p, x=0 \\ & \text { At } x=20 \mathrm{~V} p-p, y=0 \end{aligned}$ |  |  | - | - | 9 | 20 | $\begin{gathered} m v \\ p-p \end{gathered}$ |
|  |  |  | - | - | 9 | 20 |  |

[^42]
## Linear Integrated Circuits

 CA3091DELECTRICAL CHARACTERISTICS, Typical Values Intended Only for Design Guidance

| CHARACTERISTICS | SYMBOL | TEST CONDITIONS |  | TYPICAL VALUES | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & T_{A}=250^{\circ} \mathrm{C}, \mathrm{I}_{1 B}=0.5 \mathrm{~mA} \\ & V^{+}=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \end{aligned}$ | Circuit and/or Char. Curve |  |  |
| STATIC CHARACTERISTICS |  |  |  |  |  |
| INPUT CIRCUIT |  |  |  |  |  |
| Input Resistance:At $\times$ Input |  | $\left\|1_{x}\right\| \leq 0.2 \mathrm{~mA}$ |  | 1.3 | $k \Omega$ |
|  |  |  |  |  |  |
| At y Input |  | $\left\|\left.\right\|_{y}\right\| \leq 0.2 \mathrm{~mA}$ |  | 0.5 | $k \Omega$ |
| Input Capacitance: | $C_{1}$ | at 1 MHz | - | 5.8 | pF |
| At $x$ Input |  |  |  |  |  |
| At y Input |  |  |  | 5.8 | pF |
| OUTPUT CIRCUIT |  |  | 6 | 1.0 | $\mathrm{M} \Omega$ |
| Output Resistance | Ro |  |  |  |  |
| Output Capacitance: | Co | $\text { at } 1 \mathrm{MHz}$ |  | 4.0 | pF |
| DC Supply Voltage Sensitivity: At Term. 4 | $\frac{\Delta V_{0}}{\Delta V^{-}}$ |  | 11 | 26 | $m \mathrm{~m} N$ |
| At Term. 12 | $\frac{\Delta V_{0}}{\Delta V^{+}}$ |  |  | 36 | $\mathrm{mV} / \mathrm{V}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| Bandwidth (At -3dB point): <br> Through $\times$ Input | BW |  | 8,10 | 4.8 | MHz |
|  |  |  |  |  |  |
| Through y Input |  |  | 8.9 | 4.4 | MHz |
| ```30 Error Frequency: Through x Input Through y Input``` |  |  | - | 360 | kHz |
|  |  |  |  | 310 | kHz |
| Maximum Slew Rate | SR | 7pF in parallel with $10 \mathrm{M} \Omega$ load | 7 | 27 | $\mathrm{V} / \mathrm{s} \mathrm{s}$ |
| Temperature Coefficients: |  | $x \& y=0$ | - | -0.021 | $\mu \mathrm{A} /{ }^{\circ} \mathrm{C}$ |
| Output Offset Current | $\Delta 100 / \Delta T$ |  |  |  |  |
| $x$-Input Balance Current | $\Delta \mathrm{IIC} / \Delta T$ | $x=0$ | - | -0.063 | $\mu \mathrm{A} / \mathrm{OC}$ |
| $\underline{v}$-Input Balance Current |  | $y=0$ | - | -0.063 | $\mu \mathrm{A} / \mathrm{O}^{\mathrm{C}}$ |
| Normalized k Factor $\mathrm{k}^{\mathbf{N}}=\frac{\mathrm{k}}{k_{r}}$ ) | kN |  | - | -0.76 | \%/\%/0C |
| Accuracy |  |  | - | 0.11 | \%/oc |
| Linearity |  |  | - | 0.06 | \%/0' |
| Feedthrough: |  |  | - | 5.6 | mV/0 ${ }^{\circ}$ |
| At $x=0$ |  |  |  |  |  |
| At $y=0$ |  |  |  | 5.7 | mV/oc |



* FROM I5-VOLT
REGULATED SUPPLY
- FRON-I5-VOLT
- k ADJUST IS PERFORMED BY VARYING THIS RESISTOR resistance values are IN OHMS

Fig.1-Functional block diagram of CA3091D with typical multiplier outboard(peripheral)circuitry.


Fig.2-Schematic diagram of the CA3091D.

## CA3091D



Fig.3-Test circuit for measurement of output current swing capability.


Fig.5-Test circuit for measurement of input resistance.


92C5-19539

Fig.7-Test circuit for measurement of maximum slew rate.


Fig.4-Test circuit for measurement of output voltage swing capability.


Fig.6-Test circuit for measurement of output resistance.


Fig.8-Test circuit for measurement of frequency response.



Fig.9-y-input frequency response characteristic curve with associated test circuit.


Fig. 10-x-input frequency response characteristic curve with associated test circuit.


Fig.11-Test circuit for measurement of current gain and power-supply sensitivity.

## Linear Integrated Circuits

## CA3091D



Note: See "Contour Map" in "Symbols, Terms and Definitions" Section.

Fig.12-Contour mapping of multiplier accuracy (plotted on isomers) and linearity.

## SYMBOLS, TERMS AND DEFINITIONS

## Output Offset Current

The multiplier output current produced when both of the multiplier input signals are in the zero state.

## Output Zero

Sets the output at the zero level when the $x$ and $y$ inputs are in the zero state. (It is implied that all other zeroing adjustments have been effected.)

## $R_{1}$

Input Resistance - Converts the input voltage to an input current.
$R_{L}$
Output (Load) Resistance - Converts the output current to a voltage.

## Ro

Output Resistance - See $V_{0}$ and $l_{0}$ for the equations associated with these properties.

## Regulator Diode

A temperature compensated Zener diode, included in the multiplier circuit, to provide a stable IIB.

## Scale Factor or $\mathbf{k}$ factor ( $\mathbf{k}$ )

Represents the basic gain of the multiplier as expressed in the equation $\quad V_{0}=k V_{x} V_{y}$
The equation indicates the ideal transfer function for the multiplier. The normalized $k$ factor is expressed by $k N=k / k_{\text {ref }}$
where $k_{\text {ref }}$ is the ideal or reference $k$ factor. The ideal factor, $k_{\text {ref }}$ is the value at which the $k$ factor is set when the $k$-factor adjust control is trimmed. Optimum operation of the CA3091D is achieved when the $k$-factor is 0.1 .

## VIM

The maximum ac sine-wave voltage to be applied to the multiplier; a 20 -volt p -p sine wave is the nominal maximum swing voltage recommended for use with 50 -kilohm input resistors.

## $V_{\text {MID }}$

An ac or dc voltage that approximately satisfies the equation

$$
V_{M I D}=V_{I M} / \sqrt{2}
$$

Vo
The output product voltage derived from the expression

$$
\left(k v_{x} v_{y}=v_{o}\right)
$$

Vref.
Temperature compensated zener connected to the -15 volt supply to provide a reference voltage as an aid in setting up a stable I IB.
$V_{x}, V_{y}$
The input voltages to be multiplied.
x-Balance Circuit
Sets the output to the zero level when the $x$-input is in the zero state.
$y$-Balance Circuit
Sets the output to the zero level when the $y$-input is in the zero state.

## SYMBOLS, TERMS AND DEFINITIONS - continued

## Accuracy

Accuracy defines the degree of error encountered in the operation of the multiplier. It is portrayed on a contour map by isomers (contour lines). Isomers with the highest values indicate "less-accurate" operation of the multiplier. (See illustrative Contour Map in Fig. 12.)

## Contour Map

The contour map, shown in Fig. 12, is a graphical portrayal of the multiplier errors in the $\mathrm{x}, \mathrm{y}$ input plane. Each contour line, termed "isomer", connects those points whose error values (in millivolts) are equal in magnitude. For example, a -20 mV contour line with points at $\mathrm{V}_{\mathrm{x}}=5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{y}}=-3 \mathrm{~V}$ indicates that the output voltage is 20 mV less than the theoretical output product $\left(\mathrm{k} \mathrm{V}_{\mathrm{x}} \mathrm{V}_{\mathrm{y}}\right)$. This error voltage, presented in percent of full-scale input ( $\pm 10 \mathrm{~V}$ ), defines the "accuracy" of the device. Thus, a $20-\mathrm{mV}$ error voltage represents an "accuracy" of $0.2 \%$ as derived from the equation:

Accuracy $=20 \mathrm{mV} / 10 \times 100 \%=0.2 \%$.
A contour map provides a true indication of multiplier performance in each of the four quadrants. Each CA3091D is comprehensively tested and must provide the specified accuracy in the four quadrants.

## Current Converter

This portion of the IC combines the multiplier's differentialamplifier output currents and converts them to a singleended output current.

## Current Sources

These circuits provide the biasing currents for the various circuits in the IC. The IIB terminal provides the control current for the current-source circuit.

## Feedthrough

Feedthrough occurs when an output signal is produced even though one of the input signals is zero. Consequently, feedthrough signal characteristics constitute a source of error in the operation of a multiplier. In the CA3091D, for example, the feedthrough signal output is specified to be less than 20 mV p-p when either terminal is set at $20 \mathrm{Vp-p}$ and the other terminal is set to zero.

## IIB

Circuit biasing control current.

## IIC

See loc.
lo
Output product current $\left(\left.k_{1} I_{x}\right|_{y}=\mid 0\right)$, where $\left.k\right|^{\prime}=k R_{1}^{2} / R_{L}$

## IOC, IIC

Compensatory input and output currents required to correct unlinearity along the $x$ axis. (Optional for low-level signal use.)
$I_{x}, I_{y}$
Input currents to be multiplied.
k
Voltage Scale Factor (determines the gain of the multiplier).
kI
Current Scale Factor $\left(k_{1}\right)=\left(R_{i}^{2} / R_{L}\right) k$.
k adjust
Scale-Factor Adjustment.

## Linearity

"Linearity" indicates the degree of multiplier error (i.e. deviation from "straight-line" characteristics) along each of the four boundaries of the input $x, y$ field. These boundaries are formed when one input is held at one of the two maximum values ( 10 volts or -10 volts) and the other input is swept through the voltage range. (See Contour Map for additional information.)

## Linearity Adjust

An external circuit to provide vernier adjustment for optimum linearity. This control should be adjusted before adjusting the y -balance control.
Linearity Balance Circuit (Low-Level)
This circuit makes the multiplier's transfer function linear for low-level $x$-input signals.

## Linearity Compensator

Internal circuitry that converts input current into a nonlinear voltage, a requisite for producing a linear output in the differential amplifiers of the multiplier circuit.

## Multiplier Circuitry

Provides the product of the two input voltages.

## Multiplier Transfer Function

This function mathematically describes the interaction of the two inputs and the resulting output signal. The basic transfer function for a multiplier is

$$
k\left(v_{x}+v_{x e}\right)\left(v_{y}+v_{y e}\right)=v_{o}+v_{o e}
$$

where: $k=k$ factor and represents the basic gain of the multiplier
$V_{X}, V_{y}=$ the external inputs to be multiplied
$V_{0} \quad=$ the desired value of the product output signal
$V_{x e}, V_{y e}=$ the "effective" errors that occur at the inputs of the multiplier and cause an output signal when either input is in a zero state.
$\mathrm{V}_{\mathrm{oe}} \quad=$ the error voltage that develops at the output of the multiplier

DC correction factors are added to the multiplier inputs and output to compensate for the errors and offset variations. A complex linearity error term appears in the transfer function; however, this term is not included in the above equation for the purpose of clarity.

## Linear Integrated Circuits

## CA3091D

## OPERATING CONSIDERATIONS

## Operation of a Multiplier

A multiplier is, essentially, a gain-controlled amplifier (See Fig. 13) that multiplies the input signal $\left(V_{x}\right)$ with the external gain controlling signal $\left(V_{y}\right)$ to produce the resultant output ( $\mathrm{V}_{\mathrm{o}}$ ). The gain is externally adjustable by a coefficient ( $k$ ). Stated simply, a multiplier produces an output voltage that is the linear product of two input voltages.


Fig. 13-Gain-controlled amplifier.

The basic multiplier, shown in Fig. 14a, is a two-quadrant multiplier. The input signal $\left(V_{\mathbf{x}}\right)$ may have either a positive or negative polarity whereas, the external gain-controlling signal $\left(V_{y}\right)$ must be positive and greater than the base-toemitter voltage (Fig. 14b). The output current $\left(I_{1}-I_{2}\right)$ of the differential amplifier, comprised of transistors Q1 and Q2, is related to both the input signal $\left(V_{x}\right)$ and the current source (1). Since the current source ( 1 ) is related to the gain controlling signal $\left(V_{y}\right)$ the output current $\left(I_{1}-I_{2}\right)$, therefore, is related to both $V_{x}$ and $V_{y}$.


Fig. 14-Two-quadrant multiplier.

This relationship is essentially non-linear; thus an appropriate linearization circuit must be provided in the input stage to achieve the following linear relationship:

(b)

92Cs-19658
b) Multiplier functional only in shaded region.
$\mathrm{I}_{1}-\mathrm{I}_{2}=\mathrm{k}^{\prime} \mathrm{V}_{\mathrm{x}} \mathrm{V}_{\mathrm{y}}$
where $\mathrm{k}^{\prime}$ is a constant

Figure 15 shows a typical arrangement of three differential amplifiers to form a four-quadrant multiplier. This arrangement incorporates the operating principles of the twoquadrant multiplier, but, in addition, it permits both of the input signals ( $\mathrm{V}_{\mathrm{x}}$ and $\mathrm{V}_{\mathrm{y}}$ ) to have positive or negative polarities (or zero). When either input is zero, the output current ( $11-1_{2}$ ) must, theoretically, be zero as is shown by the following:

1. Assume $V_{X}=0$,
then $i_{1}=i_{2}$ and $i_{3}=i_{4}$
therefore $i_{1}+i_{4}=i_{2}+i_{3}$.
Since $I_{1}=i_{1}+i_{4}$ and $I_{2}=i_{2}+i_{3}$,
then $I_{1}=I_{2}$.
This equality is independent of $V_{y}$
2. Now assume $V_{y}=0$,
then i5 $=i_{6}$.
Sine $i_{5}=i_{1}+i_{2}$ and $i_{6}=i_{3}+i_{4}$,
then $i_{1}+i_{2}=i_{3}+i_{4}$.
Since $i_{1}=i_{3}$ and $i_{2}=i_{4}$
then $i_{1}+i_{4}=i_{3}+i_{2}$.
Therefore $\mathrm{I}_{1}=\mathrm{I}_{2}$.
This equality is independent of $V_{x}$.


Fig.15-Basic four-quadrant multiplier.

The multiplying operation discussed in the previous section applies when neither $\mathrm{V}_{\mathrm{x}}$ nor $\mathrm{V}_{\mathrm{y}}$ is zero. The output current $\left(11_{1}-I_{2}\right)$ then satisfies Equation 1 ,

$$
I_{1}-I_{2}=k^{\prime} v_{x} v_{y}
$$

The multiplying action of the four-quadrant multiplier is dependent on current unbalance in the three differential amplifiers. Ideally, the multiplying operation should not occur if either $V_{x}$ or $V_{y}$ is 0 . However, in practical applications slight current unbalances do exist. It is necessary, therefore, to null out such unbalances with external potentiometers prior to operation.

## TYPICAL OPERATING CONSIDERATIONS

The RCA-CA3091D, shown in Fig. 2, is a four-quadrant multiplier that incorporates the basic multiplier principle, previously discussed in "Operation of a Multiplier". Because the design of this multiplier is based on the multiplication of two input currents to produce an output current it is necessary to convert the input voltages to input currents and the output current to an output voltage by inserting resistors at both input and output terminals. Fig. 1 shows the four-quadrant multiplier with its peripheral circuitry for nuliing current unbalances.

The Bias Current (IIB) at Term. 3 sets the operating current level for the entire multiplier circuit by means of a current-source circuit. Therefore, it is essential that this bias current level remain constant under all operating conditions. To maintain this steady state, a temperature compensated zener diode is provided on the chip and connected to the Reference Voltage (Term.6).

Linearity of the differential amplifier transconductance function is accomplished by linearity compensators as shown
in Fig. 1. To correct low-level signal unbalances that may occur between Differential Amplifiers A and B, an external potentiometer is connected to Terminals 7 and 8 (See Fig. 1). The Current Converter circuit, which consists of a set of current mirrors, supplies the output current ( $I_{1}-I_{2}$ ). It is important that circuit unbalances be corrected prior to operation. Table I describes the alignment procedures for correcting these unbalances.

A multifunctional circuit board (Figs. 16 and 17) is available for performing the four basic applications, such as, multiplying, dividing, squaring and taking the square root.

When the CA3091D is used as a multiplier (Fig. 18) or as a squarer (Fig. 18) only the basic pheripheral circuitry on the multifunctional circuit board is utilized and the generalpurpose operational amplifier (CA3741T) is disabled from operation. Follow the ac alignment procedures for these two applications before operating the circuit.

When the CA3091D is used as a divider (Fig. 20), the operational amplifier is required in order to provide the proper negative feedback. The limitations for operation as a divider are that $0<\mathrm{V}_{\mathrm{y}} \leqslant 10 \mathrm{~V}$ and $-10 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{z}} \leqslant 10 \mathrm{~V}$. Note, the range of $V_{y}$ is limited to the positive polarity; if $V_{y}$ was permitted to go negative, the feedback loop would go positive and, thereby, create an unstable operating condition.

Alignment of the divider (Fig. 19) differs from multiplier and squarer alignment because of the additional variances introduced by the operational amplifier. A coupling capacitor is

Table I
AC Alignment Procedures For CA3091D, Four-Quadrant Multiplier
(Refer to Fig. 16, for circuit pertaining to following alignment procedures.)

| Step No. | Voltage Setting |  | Control Adjust | Test Equipment Used | Measure | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{x}$ | $V_{y}$ |  |  |  |  |
| 1 | - | - | - | - | - | Set all potentiometers to center of range. |
| 2 | 0 | $V_{\text {IM }}$ | $\times$ Balance | $A C V M$ | $\mathrm{V}_{\mathrm{O}}$ | Adjust for a minimum reading. |
| 3 | 0 | $V \mathrm{~V}$ M | Linearity | AC VM | $\mathrm{v}_{\mathrm{O}}$ | Adjust for a minimum reading. |
| 4 | - | - |  |  | - | Repeat Steps 1 and 2 until no further improvement is noted. |
| 5 | VIM | 0 | y Balance | AC VM | $\mathrm{V}_{0}$ | Adjust for a minimum reading. |
| 6 | 0 | 0 | Zero Output | DC VM | $\mathrm{v}_{\mathrm{O}}$ | Adjust for zero output. |
| 7 | VMID | VMID | $\mathrm{R}_{\mathrm{k}}$ | AC/DC VM | $\mathrm{V}_{\mathrm{O}}$ | Adjust for $\mathrm{V}_{\text {MID }}^{2} / 10$ at the output. |
| 8 | - | - | - | - | - | Check multiplier for alignment in all four quadrants. |

$V_{I M}$ - Is the maximum $A C$ swing of the sine wave that will be applied to the multiplier. A 20 -volt $p-p$ value is the nominal maximum swing of the $A C$ sine wave with input resistors of 50 kilohms.
$V_{\text {MID }}$ - An AC or $D C$ voltage that approximately satisfies the equation $V_{M I D}=V_{I M} / \sqrt{2}$. For example, if a 50 -kilohm resistor is used with a 7 -volt input, then $R_{k}$ should be adjusted for a 4.9 -volt output.

## Linear Integrated Circuits

## CA3091D

provided at the output of the divider alignment circuit in order to separate the ac signal from the dc signal and, thus, avoid interaction between the calibrating potentiometers.

The alignment procedure for the square-rooter function (Fig. 21) is identical to the alignment procedure for the divider function. The input voltage range is limited to $0<\mathrm{V}_{1} \leqslant$ 10 V . This limitation is necessary in order to prevent the output voltage $\left(\mathrm{V}_{0}\right)$ from latching to the negative output saturation voltage of the operational amplifier. Table II de scribes the divider alignment procedure.


Fig.16-Typical multifunction circuit arrangement utilizing the CA3091D and CA3741T.


## b) Component side

Fig.17-Photographs of a printed-circuit board for multifunction applications (multiplier, squarer, divider, square rooter) utilizing the CA3091D and CA3741T.

Table II - Divider Alignment Procedure

| Step <br> No. | Set <br> $\mathbf{V}_{\mathbf{z}}$ |  | $\mathbf{V}_{\mathbf{y}}$ <br> $\mathbf{V}$ | Measure | Output <br> Coupling | Test <br> Equipment <br> Used | Adjust |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :--- |


a) Circuit arrangement for multiplier or squarer operation.

b) Terminal connections for multiplying operation.

c) Terminal connections for squarer operation.

Fig.18-Multifunction circuit-board arrangement with terminal connections for multiplier and squarer operation.


Fig.19-(a) Divider alignment circuit.

a) Circuit arrangement for divider operation.

b) Terminal connections for divider operation.

Fig.20-Multifunction circuit-board arrangement with terminal connections for divider operation.


Fig.19-(b) Circuit to provide offset ac signal for use in divider alignment procedure.

a) Circuit arrangement for square-rooter operation.

b) Terminal connections for square-rooter operation.

Fig.21-Multifunction circuit-board arrangement with terminal connections for square-rooter operation.


### 1.25 GHz Prescaler

For Industrial Applications

## FEATURES:

- Broadband operation - DC to 1.25 GHz
- High sensitivity
- Standard $T^{2} L$ or $E C L$ power supply
- Dual mode operation - VHF/UHF ( $\div 64 / \div 256$ )
- Complementary ECL outputs
- Independent VHF and UHF input terminals

The RCA-CA3179E is an integrated-circuit prescaler intended for use in communications and instrumentation systems. It performs division by 256 in the uhf mode and division by 64 in the vhf mode.

The mode of operation is selected by means of the bandswitch and the separate uhf and vhf input terminals provided. Either single- or double-ended inputs can be applied. These inputs are normally ac coupled, but dc coupling can be used if the specified bias levels are maintained. The output is a complementary emitter-coupled stage capable of driving a $33-\mathrm{pF}$ or equivalent load. The harmonic output is reduced above 40 MHz by limiting output-signal rise and fall times and by maintaining a balanced load.

In the unf mode, which is activated by applying a high level (logical 1) to the bandswitch input terminal, all eight divider stages are operative, resulting in division by 256 . In the vhf mode, activated by a low level (logical 0 ) at the vhf input terminal, two divider stages are bypassed, resulting in division by 64. An internal amplifier/multiplexer provides this control while isolating both inputs, amplifying the input signal, and improving sensitivity.

The CA3179E is supplied in the 14 -lead dual-in-line plastic package.

## Applications:

- Digital frequency synthesizers for: VHF/UHF receivers
Satellite communications
Instrumentation
- High-frequency divider for:

UHF frequency counters
UHF timers
High-speed computers
Frequency standards
SHF second IF local-oscillator injection
PCM communications
Satellite communications
Radar ranging systems

- High-frequency up-converters

Table of Absolute.MaxImum Ratings

| Term. <br> No. | Min. <br> Volts | Max. <br> Volts | Max. <br> liN <br> $(\mathrm{mA})$ | Max. <br> IOUA <br> $(\mathrm{mA})$ |
| :---: | :---: | :---: | :---: | :---: |
| $1 \& 2^{*}$ | 0 | 5.5 | 110 | 0 |
| 3 | -0.3 | 20 | 1 | 1 |
| $4 \& 5$ | - | - | 0.1 | 10 |
| 9,10, <br> $13,14 \mathrm{~A}$ | - | 4 | 0.1 | 1 |

*Terms. 1 \& 2 tled together.
$\triangle$ Maximum rf drive $=500 \mathrm{mVRMS}$.
Terms. 7 \& 8 are system ground and tied together.
Terms. 6, 11, $12=$ no connection.

## CA3179E

MAXIMUM RATINGS, Absolute-Maximum Values:5.5 VDC SUPPLY VOLTAGE
DC BANDSWITCH VOLTAGE ..... 20 V
RMS INPUT VOLTAGE ..... 0.5 V
DEVICE DISSIPATION
UPTOT $A=70^{\circ} \mathrm{C}$ ..... 700 mW
ABOVETA $=70^{\circ} \mathrm{C}$ .derate linearly at $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
OPERATING ..... 0 to $85^{\circ} \mathrm{C}$STORAGE ........................................................................... . . 55 to $+150^{\circ} \mathrm{C}$LEAD TEMPERATURE (DURING SOLDERING):AT DISTANCE $1 / 16 \pm 1 / 32 \operatorname{INCH}(1.59 \pm 0.79 \mathrm{MM})$FROM CASE FOR 10 SECONDS MAX.$+265^{\circ} \mathrm{C}$


Fig. 1-CA3179G block diagram.


Fig. 2 - DC characteristics test circult.

## Special Function Circuits

## CA3179E



Fig. 3-Schematic diagram (cont'd on next page).


Fig. 3 - Schematic diagram (cont'd from provious page).

## Linear Integrated Circuits

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{v}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$

| CHARACTERISTIC | $\begin{aligned} & \text { TEST } \\ & \text { CONDITIONS } \end{aligned}$ |  |  | $\operatorname{sax}_{1}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Static (See Fig. 2) |  |  |  |  |  |
| Supply Current, 1+ | Terms. 1 \& 2 | 30 | 65 | 100 | mA |
| Bandswitch Voltage: Low, $V_{B L}$ High, $V_{B H}$ | Term. 3 | 2.4 | - | $\overline{0.8}$ | V |
| Bandswitch Current: Low, I High, $\mathrm{I}_{\mathrm{BH}}$ | $\mathrm{V} 3=0 \mathrm{~V}$ | -1 | - | $\frac{-}{0.5}$ | mA |
| Dynamic (See Fig. 4) |  |  |  |  |  |
| Sine Wave Sensitivity (Single-ended) | $\begin{gathered} \mathrm{f}_{\mathrm{IN}}=450 \text { to } 950 \mathrm{MHz} \\ \mathrm{~V} 3=5 \mathrm{~V} \end{gathered}$ | 0 | 30 | 80 | mVRMS |
|  | $\begin{gathered} \mathrm{f} \mathrm{~N}=80 \text { to } 450 \mathrm{MHz} \\ \mathrm{~V} 3=5 \mathrm{~V} \end{gathered}$ | - | 50 | 160 |  |
|  | $\begin{gathered} \mathrm{f} / \mathrm{N}=90 \text { to } 275 \mathrm{MHz} \\ \mathrm{~V} 3=0 \mathrm{~V} \end{gathered}$ | - | 5 | 40 |  |
| Output Voltage: | Term. 4 or 5 |  |  |  | V |
| High, VOH |  |  |  | - |  |
| Peak-to-Peak, VOP-p |  | 0.65 | 1.1 | 1.6 |  |
| Output Rise or Fall Time, $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{f}$ |  | 40 | 70 | 110 | ns |
| Internal Bias | Term. 13 or 14 | ( ${ }^{\text {DD }-1) ~}$ |  |  | V |
|  | Term. 9 or 10 |  | D-2 |  |  |
| DC Input Resistance, $\mathrm{R}_{\mathbf{I}}$ | Term. 13 to 14 | 2000 |  |  | $\Omega$ |
|  | Term. 9 to 10 |  | 1000 |  |  |
| Complex Input Impedance | Term. 9 to $10, \mathrm{~V}$ IN $=100 \mathrm{mV}$, fiN $=950 \mathrm{MHz}$ | 20 |  |  | $\Omega$ |
|  | $\begin{gathered} \text { Term. } 9 \text { to } 10, \text { VIN }=100 \mathrm{mV}, \\ \mathrm{fIN}=450 \mathrm{MHz} \end{gathered}$ | $30 \cdot \mathrm{j} 80$ |  |  |  |
|  | $\begin{gathered} \text { Term. } 13 \text { to } 14, \mathrm{~V} / \mathrm{N}=100 \mathrm{mV} \\ \mathrm{f} \mathrm{IN}=275 \mathrm{MHz} \end{gathered}$ | 35-j100 |  |  |  |



Fig. 4 - AC characteristics test circuit.

## CA3179E



Fig. 5-Typical threshoid sensitivity in the $\div 64$ VHF mode.


Fig. 7 - Typical bandswitch current as a function of bandswitch voltage and ambient temperature.


SUPPLY VOLTAGE $\left(v^{+}\right)-v$ gacs-316II
Fig. 9 - Typical output voltage level as a function of supply voltage and ambient temperature.



Fig. 6 - Typical threshold sensitivity In the +256 UHF mode.


Fig. 8 - Supply current as a function of supply voltage and amblent temperature.


OUTPUT PULSE $=0.65 \mathrm{~V}_{p-p}$ MIN., $.6 \mathrm{~V}_{p-p}$ MAX.
$t_{f}, i_{f}=40$ ns MIN., 110 ns MAX.
92cs-31613

FIg. 10 - Output pulse characteristics.


Fig. 11 - Typical blpolar Interface circult.


Fig. 12 - Typical CMOS interface circuit.


* CD4046A/B, CD4030A/B, CD4070A/B OR EQUIVALENT
$\triangle$ CD4018B, CD4029B, C04059A, CD4OIO2B, CD4OIO3B OR EQUIVALENT 92Cs-31620

Fig. 13 - Typicai system configuration.


## CA3179E



Fig. 16 - Dynamic test circuit fixture.


Fig. 17 - impedance as a function of frequency.

High-frequency construction and design techniques must be followed If the operation of the CA3179G test clrcult is to be stable and if the results of repeated tests are to be consistent. The dynamic test circult is shown In Fig. 4, and a photo of the test fixture that houses it is shown In Fig. 16. Listed below are some precautlonary construction consideratlons for the circult and test fixture.

1. Supply the ground plane with frequent ground connections.
2. Use $50-\Omega$ coaxlal cable for input connections
3. Use a "dead bug" type socket to minimize lead lengths and reduce serles Inductances
4. Use input pads that reduce impedance mismatch at the generator-test and meter-test input Interfaces
5. Use leadless ceramic disc capacltors wherever possible
6. Provide capacitor by-passing near actlve terminals where ac grounds are required
Speciflc applications may require changes in the procedures listed above. The socket, for Instance, can be
ellminated by soldering the device directly to the p.c. board or by using individual board-mounted socket pins. Input and output Interface connections and circuitry will also vary according to specific circuit requirements.

Partlal Parts List for the Dynamic Test Circult and Fixture:

4 Pasternac PE3493-6 SMA cable connectors and semi-rigid coaxial cable 1 Chassis
1 P.C. board
1 14-lead socket
2 1000-pF capacitors, Stettner Trush Inc. No. TEFIC-7
3 470-pF disc capacitors
3 1000-pF disc capacitors
$233-\mathrm{pF}$ feedthrough capacitors
3 1000-pF feedthrough capacitors
3 Ferrite beads, $0.375 \times 0.187 \times 0.250$
2 Resistors, 390- $2,1 / 4-$ W, 2\%
1 Resistor, 56-2, 1/8-W, $5 \%$
1 Resistor, 110-2, 1/8-W, 5\%
1 Resistor, 9.1-』, 1/8-W, $5 \%$
1 Resistor, 510- $\Omega, 1 / 8-\mathrm{W}, 5 \%$

## Dimensions of Test Fixture



## Special Function Circuits



## VHF/UHF $\div 4$ Prescaler

## Features:

- Broadband operation - DC to 1.3 GHz
- High sensitivity
- Standard $T^{2} L$ or $E C L$ power supply of $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$
- Complementary ECL outputs


## Applications:

- Digital frequency synthesizers for: VHF/UHF receivers Satellite communications
- High-frequency divider for: UHF frequency counters UHF timers
High-speed computers
Frequency standards
SHF second IF local-oscillator injection
PCM communications
Satellite communications
Radar ranging systems
- High-frequency up-converters

The CA3199E* is a bipolar integrated fixed-ratio (divide-byfour) counter which operates over the VHF/UHF frequency band ( $D C$ to 1.3 GHz ). It accepts either single or doubleended ac-coupled input signals and provides complementary emitter follower outputs at standard ECL logic levels.

The CA3199E is supplied in an 8-lead dual-in-line plastic (Mini-DIP) package, and operates over an ambient temperature range of 0 to $+85^{\circ} \mathrm{C}$.
*Formerly RCA Dev. Type No. TA10853.

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE ..... 5.5 V
RMS INPUT VOLTAGE ..... 0.5 V
DEVICE DISSIPATION:
UP TO $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ ..... 630 mW
ABOVE $T_{A}=70^{\circ} \mathrm{C}$ derate linearly at $7.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
OPERATING 0 to $85^{\circ} \mathrm{C}$
STORAGE ..... -55 to $-150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):AT DISTANCE $1 / 16 \pm 1 / 32 \mathrm{IN} .(1.59 \pm 0.79 \mathrm{~mm})$ FROM CASE FOR 10 SECONDS MAX.$-265^{\circ} \mathrm{C}$

## Linear Integrated Circuits

CA3199E
STATIC CHARACTERISTICS ( $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbf{C C}}=+5.0 \mathrm{~V}, \mathrm{~V}_{5}=$ Ground)

| CHARACTERISTICS | TEST | LIMITS |  |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CONDITIONS | MIn. | Typ. | Max. |  |
| "1" Output Voltage, $\mathrm{V}_{\mathrm{OH}}$ | Outputs Unloaded | - | 4.2 | - | V |
| "0" Output Voltage, $\mathrm{V}_{\mathrm{OL}}$ | Outputs Unloaded | - | 3.4 | - | V |
| Internal Bias Voltage, $\mathrm{V}_{\text {BIAS }}$ | Pin \#4 Left Floating | - | 2.4 | - | V |
| Power Supply Current Drain, $\mathrm{I}_{\mathrm{D}}$ |  | 35 | 60 | 85 | mA |

DYNAMIC CHARACTERISTICS (TA $=25^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=+5.0 \mathrm{~V}, \mathbf{V}_{5}=$ Ground $)$

| CHARACTERISTICS | TEST | LIMITS |  |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | CONDITIONS | MIn. | Typ. | Max. |



Fig. 1 - Logic diagram for divide-by-four counter.


Fig. 6 - Schematic diagram for CA3199E.

## Linear Integrated Circuits

## CA3199E



Fig. 2 - Typical output levels as a function of ambient temperature.


Fig. 3 - Typical power-supply current as a function of ambient temperature.


Fig. 4-Sinusoidal input sensitivity.


Fig. 5 - Test circuit for CA3199E.


Fig. 7 - Printed-circuit board for the test circuit.

## Application and Test Notes

1. Both complementary inputs and outputs are provided. When driven single-ended, normally at pin 3 , the unused input (pin 2) should be ac by-passed ( 500 pF ) to ground for best performance.
2. Internal bias monitor, pin 4, is normally left floating or ac by-passed to ground.
3. Device inputs should be ac coupled to the signal source. $500-\mathrm{pF}$ coupling capacitors are adequate above 50 MHz .
4. Input signal voltage (sinusoidal) required is 100 mV RMS (typical) over the frequency range of 100-1000 MHz
5. When the input signal voltage is a square wave, a rise time of $\leq 5 \mathrm{~ns}$ is required. The signal should be 400-800 mV peak-to-peak over the frequency range from dc1000 MHz . This corresponds to an input slew rate minimum of $62.5 \mathrm{~V} / \mu \mathrm{s}$.
6. All test data are for the 8-pin dual-in-line packaged circuit as mounted in a standard IC socket. Somewhat improved higher frequency performance can be obtained by attaching directly to a suitable PC board.
7. High-frequency construction and design techniques must be followed if the operation of the test circuit is to be stable and if the results of repeated tests are to be consistent. Listed below are some precautionary construction considerations for the circuit and test fixture.
8. Supply the ground plane with frequent ground connections.
9. Use $50-\Omega$ coaxial cable for input connections.
10. Use a "dead bug" type socket to minimize lead lengths and reduce series inductances.
11. Use input pads that reduce impedance mismatch at the generator-test and meter-test input interfaces.
12. Use leadless ceramic disc capacitors wherever possible.
13. Provide capacitor by-passing near active terminals where ac grounds are required.

Specific applications may require changes in the procedures listed above. The socket, for instance, can be eliminated by soldering the device directly to the PC board or by using individual board-mounted socket pins. Input and output interface connections and circuitry will also vary according to specific circuit requirements.

## Linear Integrated Circuits

## CA3211E



## VHF/UHF Prescaler

## Features

- Divide by 256
- Input frequency to 1 GHz
- Dual input ports electrically selectable
- Input sensitivity
$<10 \mu$ W typical
(Generator available power into a $50-\Omega$ load)
- 5-V power supply
- Balanced output ports

The RCA-CA3211E* is an integrated-circuit prescaler intended for use in TV frequency synthesis tuning systems over an input frequency range of 90 to 1000 MHz . It performs division by 256 in the UHF and VHF mode.
The mode of operation can be selected by means of the bandswitch and the separate UHF and VHF input terminals
provided. The output is a complementary emitter-coupled stage with controlled slew rate for harmonic suppression.

The CA3211E is supplied in a 18 -lead dual-in-line plastic package.
*Formerly RCA Developmental No. TA11355.


Fig. 1 - Block diagram and test circuit of the CA3211E.

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE ..... 6 V
DC BANDSWITCH VOLTAGE ..... 20 V
RMS INPUT VOLTAGE ..... 0.5 V
DEVICE DISSIPATION:
To $70^{\circ} \mathrm{C}$ ..... 890 mW
Above $70^{\circ} \mathrm{C}$ Derate linearly at $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE:
Operating ..... -40 to $+85^{\circ} \mathrm{C}$
Storage -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \mathrm{~mm} \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.$265^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}+=5.0 \mathrm{~V}$

| CHARACTERISTIC | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |
| Supply Current, Terminal 7 | 30 | 65 | 110 | mA |
| Band Change Voltage: <br> Port 1 Select (VHF) <br> Port 2 Select (UHF) | $\begin{gathered} -0.5 \\ 3 \\ \hline \end{gathered}$ | $\begin{aligned} & 0 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{gathered} 0.6 \\ 18 \end{gathered}$ | V |
| Band Change Current, Terminal 2: <br> At 0 Volts <br> At 18 Volts |  |  | $\begin{array}{r} -1 \\ 2 \\ \hline \end{array}$ | mA |
| Divide Ratio, $\mathrm{fin}_{\mathrm{N}} \div$ fOUT: <br> Port 1, fiN 80-500 MHz <br> Port 2, fin $80-1000 \mathrm{MHz}$ | - | $\begin{aligned} & 256 \\ & 256 \end{aligned}$ | - | Ratio |
| Input Sensitivity, fin : $40 \mathrm{MHz}$ | - | 15 | - |  |
| 80 MHz | - | 10 | 35 |  |
| $150-800 \mathrm{MHz}$ | - | 10 | 20 | mV rms |
| 900 MHz | - | 10 | 35 |  |
| 1000 MHz | - | 15 | 45 |  |
| Maximum Drive Level: $80-1000 \mathrm{MHz}$ | 500 | - | - | mV rms |
| Output at Terminal 9 or 8 : <br> Mean Value <br> Peak-Peak Swing <br> Rise or Fall Time | ${ }^{-}$ | $\begin{gathered} 3.5 \\ 1 \\ 70 \\ \hline \end{gathered}$ | - | $\begin{gathered} V \mathrm{dc} \\ \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \\ \mathrm{~ns} \end{gathered}$ |
| Internal Bias at Terminal 6 | - | 2 | - | $V$ dc |
| Internal Bias, Terminal 2=5 V: <br> At Terminal 4 <br> At Terminal 5 | - | $\begin{gathered} 0.07 \\ 2 \\ \hline \end{gathered}$ | - | V dc |

## Linear Integrated Circuits

## CA3211E





TERMINAL DIAGRAM

Fig. 2 - Sinewave sensitivity threshold voltage as a function of input frequency.


# BiMOS Single-Chip Detector/Alarm System 

With Integral Drivers for Mechanical and Piezoelectric Horn Alarms

## Features:

- Interfaces directly with high Z sensors no external buffer FET required
- Low input current: 1 pA max.
- Gate-protected input terminals
- On-chip beep osoillator for low battery indication
- Self-contained low-battery-voltage detection circuit
(a) Fixed or adjustable trip point available
(b) Dynamic battery test when filter capacitor $=2 \mu \mathrm{~F}$

The RCA-CA3164E is a monolithic BiMOS integrated circuit designed to meet the stringent system requirements of a battery- or line-operated alarm circuit. When used with an ionization chamber and electromechanical or piezoelectric horn, it provides a one-chip approach to smoke detection. No external active devices are required to interface with either the chamber input or horn output terminals. The CA3164E can also be used with photoelectric chambers by the addition of several external components.
The CA3164E is supplied in the 14 -lead dual-in-line plastic package.

- Chamber trigger voltage independent of battery supply voltage (less than 150 mV over temperature and supply variations)
- Reference source current available $=5 \mu \mathrm{~A}$ (typ.)
- Low standby battery current $=8 \mu \mathrm{~A}$ (typ.)
- Can be used with photoelectric sensors by using a minimum of external passive components in combination with the RCA-CA3078 micropower op-amp
■ Multiple-unit interconnect terminal controls a common annunciator circuit
(a) A fault to ground doesn't prevent local operation
(b) The low battery alarm signal triggers only the local unit
- LED output indicates status of smokedetector circuit
- Operates from 11 V (max.) supply (either battery or line)
- Battery reversal protection feature


## TERMINAL ASSIGNMENT



## CA3164E

MAXIMUM RATINGS, Absolute-Maximum Values:

```
DC SUPPLY VOLTAGE, \(\mathrm{V}+\)
                \(+11 \mathrm{~V}\)
DEVICE DISSIPATION, PD:
    Up to \(T_{A}=25^{\circ} \mathrm{C}\)
                                .600 mW
    Above \(\mathrm{T}_{A}=25^{\circ} \mathrm{C}\) derate linearly at ...................................................... \(6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
AMBIENT TEMPERATURE RANGE:
    Operating ................................................................................... 0 to \(+50^{\circ} \mathrm{C}\)
    Storage ........................................................................................ 65 to \(+150^{\circ} \mathrm{C}\)
LEAD TEMPERATURE (DURING SOLDERING):
    At distance \(1 / 16 \pm 1 / 32\) inch \((1.59 \pm 0.79 \mathrm{~mm})\) from
    case for 10 seconds max.
                            \(+265^{\circ} \mathrm{C}\)
```

ELECTRICAL CHARACTERISTICS at TA $=25^{\circ} \mathrm{C}, \mathrm{V}+=9 \mathrm{~V}$

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Operating Voltage |  | 7 | 9 | 11 | V |
| Common-Mode Input Voltage Range, $\mathrm{V}_{\mathrm{I}} \mathrm{CR}$ | $(V+-2 V)=7 \mathrm{~V}$ | 0 | - | 7 | V |
| Low-Battery Trigger Voltage | External adjust (increase only) | 7.3 | 7.7 | 7.9 | V |
| Horn Driver | Term. $8=100 \mathrm{~mA}$ | - | - | 0.5 | V |
| $\mathrm{V}_{\text {CE }}$ (sat) | Term. 8 $=300 \mathrm{~mA}$ | - | - | 1.1 |  |
| Reference Voltage | Term. 1 | 6.1 | 6.5 | 6.9 | V |
| Input Leakage Current, IL | Term. 2 | - | - | 1 | pA |
|  | Term. 2 at $50^{\circ} \mathrm{C}$ | - | - | 2.5 |  |
|  | Term. 3 | - | - | 50 |  |
| Standby Current (10 M 8 from Term. 4 to gnd) | No LED connected | - | 8* | 14 | $\mu \mathrm{A}$ |
|  | $\begin{gathered} \hline \text { LED connected }-20 \mathrm{~mA} \\ \text { for } 30 \mathrm{~ms} \text { every } 60 \mathrm{~s} \\ \hline \end{gathered}$ | - | 18 | - |  |
|  | Photoelectric operationLED photocurrent $=0.6 \mathrm{~A}$ (5-second rate) | - | 13 | - |  |
| Reterence Source Current |  | 5 | - | - | $\mu \mathrm{A}$ |
| LED Driver Sink Current | Term. 6 | 20 | 50 | - | mA |
| Output Term. 8 | Term. 8=1.1 V | 200 | 300 | - | mA |
| Sink Term. 8 | Term. 8 $=0.5 \mathrm{~V}$ | 100 | 150 | - |  |
| Current $\quad$ Term. 10 | Term. 10=2 V | 20 | 25 | - |  |
| Output <br> Source | Term. $8=\mathrm{V}+-2 \mathrm{~V}$ | 20 | 25 | - | mA |
| Source Current | Term. $10=\mathrm{V}+-2 \mathrm{~V}$ | 20 | 25 | - |  |
| Interconnect Current Source |  |  |  |  | mA$\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | 1.5 | 3.5 | 6 |  |
| Sink | $\mathrm{V}_{\mathrm{O}}=9 \mathrm{~V}$ | - | 45 | 65 |  |
| Remote Fan-Out |  | 20 | - | - |  |
| Low-Battery Adjust, Term. 5 Input Current |  | 50 | 70 | 225 | nA |
| Timing Current | Term. 13 | 10 | - | 62 | nA |
| LED Blink Period | Adjustable | - | - | 1 | PPM |
| LED Pulse Width | Fixed | - | 30 | - | ms |
| Alarm Pulse Duty Cycle (4.7 M $\Omega$ from Term. 11 to gnd ) | On-time | - | 95 | - | \% |
|  | On-time $=95 \%$ | - | 0.5 | - | sec. |
|  | Off-time $=5 \%$ | - | 0.026 | - |  |

*Adjustable to $5 \mu \mathrm{~A}$.

X = Don't Care

1. $30-\mathrm{ms}$ pulse every $\mathbf{5 0}$ seconds (typ.).
2. Alarm horn may be programmed for continuous sound by connecting terminal 11 to $\mathbf{V +}$. The alarm may be pulsed by connecting terminal 11 to ground through a resistor (from 3.9 to $10 \mathrm{M} \Omega$ ). The typical duty cycle is $\mathbf{9 5 \%} \% \mathrm{ON}$, and is determined by the size of the resistor.
3. Signal received from activated remote alarm.


Fig. 1 - Simplified functional diagram for CA3164E.


Fig. 2-Basic ionization detector with electromechanical horn.

## CA3164E



Fig. 3-Typical photoelectric system using CA3164E.


Fig. 4 - Basic ionization detector with piezoelectric horn.

## Connections for Optional Functions

1. Low Battery Adjustment - Terminal 5 Add diodes as shown below to increase the low-battery trigger point.

2. Sounder Operating Mode

Continuous sound on alarm - connect terminal 11 to $\mathrm{V}+$.
Pulsed sound on alarm - connect a 3.9-MS resistor between terminal 11 and ground.
3. Remote (Interconnect)

Connect terminal 12 to same terminal on all other units (fan out $=20$ units). When interconnecting units for the remote-alarm function, the extremely low currents involved make it extremely important that a provision be made for limiting externally induced transients into the remote terminal. For example, inadvertent contact with external power sources or electrical storm activity may cause triggering of the remote alarm function. The circuit below will reduce the possibillty of such occurrences.

4. LED On-Time Adjustment The CA3164E is designed to provide a fixed LED on-time of approximately 30 ms . For applications requiring a reduction in on-time, the following circuit is recommended:


This circuit reduces the LED on-time but does not affect the horn on-time of 30 ms . When using this configuration during the continuous-alarm mode (smoke in chamber), the LED will be off instead of on, as shown in the truth table. If the horn is pulsed during the alarm mode, the LED will blink at the pulse rate.

## Cleaning Procedure

To insure leakage currents of less than 1 pA , the following procedure is recommended:
(a) degrease in trichlorethylene
(b) rinse in de-ionized water

## Clircult Description

Basic Functions - The CA3164E is designed to interface directly with an ionization-chamber type of smoke detector. Upon belng triggered by a decreasing voltage at the ionization-chamber output, the IC operates a mechanical transducer. In addltion to this basic smoke-detector function, another clrcuit monitors and compares the battery voltage to an internal reference-voltage source. Once the battery voltage drops below a defined level, a short $30-\mathrm{ms}$ beep sound is produced in synchronism with an LED indicator every 50 seconds. This rate is determined by a programming resistor connected between terminal 4 and ground and an external $0.1-\mu \mathrm{F}$ capacitor connected between terminal 13 and ground.
A buffered output voltage is available from the reference supply that may be used to operate the ionization chamber. This voltage helps maintain constant sensitivity with decreasing supply voltage.
There are two alarm modes and two conditions that will sound the alarm. The first alarm condition is the normal smoke in the ionization chamber; the other condition is a high level to the remote input/output terminal of the IC.

The first alarm mode is the customary continuous sound. The second alarm mode is an interrupted or pulsed sound.
Operation - The CA3164E is current programmable by placing a resistor from terminal 4 to ground. This resistor establishes the operating current levels for all the current sources within the IC including the timing circuits.
An operational amplifier configuration is used for the ionization chamber input. P-channel MOS field-effect transistors are used on this input in the bootstrap configuration shown in Fig. 5 to drive the protection diodes and maintain the subpicoampere input current.


Fig. 5-Schematic of ionization-chamber amplifier.
A conventional bipolar amplifier is used for the battery monitor circuit. The zener diode is biased at about $3 \mu \mathrm{~A}$. This zener voltage is raised one $V_{A K}$ and then applied to the base of an emitter-follower transistor to buffer and reflect the zener voltage to the outside reference terminal. By providing an additional input terminal (terminal 5), where three level-shifting diodes are available, an additional external means is provided to raise the voltage level at which the CA3164E goes into the low-voltage alarm mode.

An integrating type of timer is used to generate the one-minute LED powermonitor and battery-function indicator pulse. Fig. 6 shows the system. A constant-current source charges the external $0.1-\mu \mathrm{F}$ timing capacitor $\mathrm{C}_{\mathrm{T}}$, which subsequently triggers the $30-\mathrm{ms}$ one-shot multivibrator composed of $n$-channel MOS transistor $\mathrm{N}_{3}$ and n-p-n transistor Q1.
$\mathrm{N}_{3}$ is then cut off and its drain climbs to the supply rail, linearly charging capacitor CPULSE. When the drain of $\mathrm{N}_{3}$ reaches the supply rail, the charging current ceases, cutting off the base current of Q1 and discharging the capacitor.
A open-collector n-p-n transistor is used to drive the optional external LED power monitor and battery-condition indicator (Fig. 1).

## CA3164E



Fig. $6 \cdot$ Schematic of timer and one-shot multivibrator.

The schematic diagram of the drive circuit for a mechanical horn (M-horn) and a piezoelectric horn (P-horn) is shown in Fig. 7. For M-horn operation, the output of the driver at terminal 8 is used. A large n-p-n transistor Q3 with an actlve pull-up transistor Q2 provide over 300 mA of drive current. In the M-horn mode, terminal 9 must be returned directly to $\mathrm{V}+$. P-horn operation requires the output from a second inverting amplifier at terminal 10 , as well as the output from terminal 8. For P-horn operation, terminal 9 is connected to the feedback terminal of the horn.
The horn output, on alarm, can be continuous or pulsed. The mode is determined by the connection of terminal 11. When this terminal is connected to $\mathrm{V}+$, the alarm sound is continuous, and when it is connected to ground through a programming resistor, as shown in Fig. 7, the alarm is pulsed. The pulse rate is determined by the sum of the current through
the programming resistor connected to terminal 11 and the current from the basic timer-current source. Thus, when the detector goes into the alarm mode, the nominal 50 -second time period is decreased to a nominal 0.5 -second period. This 0.5 -second period is set by the external $3.9-\mathrm{M} \Omega$ resistor. PMOS transistor P4 and bipolar transistor Q6 provide the on-off switching of NMOS transistor N4 in the driver circuit to provide the pulsed output from the horn.

Terminal 12, the interconnect terminal, is both an input and output for the circuit. When connected by two wires to other units, alarm in any one unit will activate the other units. A small sinking current of only $10 \mu \mathrm{~A}$ keeps the line impedance down while a sourcing current of over 2 mA is available in the alarm mode. This current is more than sufficient to trigger over 20 additional units.

## Other Applications of the CA3164E

Although the primary function of the CA3164E is smoke detection, it may also be used in many other circuits that require high front-end sensitivity and the very high input resistance of MOS transistors. The internal circuitry of the CA3164E requires a minimum of external components, and the low battery drain eliminates the need for ac power in most circuits.
A few of the possible uses are: humidity sensor, where two metal electrodes replace the ionization chamber; intrusion alarm; P-horn driver; controller for a dc-todc converter such as might be used in an electronic photoflash unit; or with a photodiode as an automatic switch for turning on night lights.


Fig. 7-Schematic of mechanical and piezoelectric horn drivers.

# Special Function Circuits CA555, CA555C Types 



## Timers

For Timing Delays \& Oscillator Applications in Commercial, Industrial, and Military Equipment

CA555T, CA555CT: Standard 8-Lead TO-5 Style Package CA555S, CA555CS: Standard 8-Lead TO-5 Style Package With Formed Leads (DIL-CAN)<br>CA555E, CA555CE: 8-Lead Dual-In-Line Plastic Package (MINI-DIP)

| Features: | - Directly interchangeable with |
| :---: | :---: |
| Accurate timing from microseconds through hours | MC1455 |
| Astable and monostable operation | Appilcations |
| t capable of | - Precision timing |
| $g$ up to 200 mA | - Sequential timing |
| Output capable of driving TTL devices | Time-delay generation Pulse generation |
| ormally O | - Pulse-width and positio |
| High-temperature stability - 0.005\%/ | modulation <br> Pulse detector |

The RCA-CA555 and CA555C are highly stable timers for use in precision timing and oscillator applications. As timers, these monolithic integrated circuits are capable of producing accurate time delays for periods ranging from microseconds through hours. These devices are also useful for astable oscillator operation and can maintain an accurately controlled free-running frequency and duty cycle with only two external resistors and one capacitor.
The circuits of the CA555 and CA555C may be triggered by the falling edge of the wave-form signal, and the output of these circuits can source or sink up to a 200-milliampere current or drive TTL circuits.

The CA555 and CA555C are supplied in standard 8 -lead TO-5 style packages (T suffix), 8-lead TO-5 style packages with dual-in-line formed leads (DIL-CAN, S suffix), 8 -lead dual-in-line plastic packages (MINI-DIP, E suffix), and in chip form (H suffix). These types are direct replacement for industry types in packages with similar terminal arrangements e.g. SE555 and NE555, MC1555 and MC1455, respectively. The CA555 type circuits are intended for applications requiring premium electrical performance. The CA555C type circuits are intended for applications requiring less stringent electrical characteristics.


Fig. 1 - Functional diagram of the CA555 series.

## CA555, CA555C Types

ELECTRICAL CHARACTERISTICS, At $T_{A}=25^{\circ} \mathrm{C}, V^{+}=5$ to 15 V unless otherwise specified

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CA555 |  |  | CA555C |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| DC Supply Voltage, $\mathrm{V}^{+}$ |  | 4.5 | - | 18 | 4.5 | - | 16 | V |
| DC Supply Current (LowState)*, $1^{+}$ | $\begin{aligned} & V^{+}=5 \mathrm{~V}, \\ & R_{\mathrm{L}}=\infty \end{aligned}$ | - | 3 | 5 | - | 3 | 6 | mA |
|  | $\begin{aligned} & \mathrm{V}^{+}=15 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=\infty \end{aligned}$ | - | 10 | 12 | - | 10 | 15 | mA |
| Threshold Voltage, VTH |  | - | (2/3) $\mathrm{V}^{+}$ | - | - | (2/3) $\mathrm{V}^{+}$ | - | V |
| Trigger Voltage | $\mathrm{V}^{+}=5 \mathrm{~V}$ | 1.45 | 1.67 | 1.9 | - | 1.67 | - | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | 4.8 | 5 | 5.2 | - | 5 | - |  |
| Trigger Current |  | - | 0.5 | - | - | 0.5 | - | $\mu \mathrm{A}$ |
| Threshold Current ${ }^{4}$, ITH |  | - | 0.1 | 0.25 | - | 0.1 | 0.25 | $\mu \mathrm{A}$ |
| Reset Voltage |  | 0.4 | 0.7 | 1.0 | 0.4 | 0.7 | 1.0 | V |
| Reset Current |  | - | 0.1 | - | - | 0.1 | - | mA |
| Control VoltageLevel | $\mathrm{V}^{+}=5 \mathrm{~V}$ | 2.9 | 3.33 | 3.8 | 2.6 | 3.33 | 4 | V |
|  | $\mathrm{V}^{+}=15 \mathrm{~V}$ | 9.6 | 10 | 10.4 | 9 | 10 | 11 | V |
| Output Voltage Drop: Low State, VOL | $\begin{gathered} \mathrm{V}^{+}=5 \mathrm{~V} \\ \mathrm{I} \text { SINK }=5 \mathrm{~mA} \end{gathered}$ | - | - | - | - | 0.25 | 0.35 | V |
|  | ISINK $=8 \mathrm{~mA}$ | - | 0.1 | 0.25 | - | - | - |  |
|  | $\begin{gathered} \mathrm{V}^{+}=15 \mathrm{~V} \\ \text { ISINK }=10 \mathrm{~mA} \\ \hline \end{gathered}$ | - | 0.1 | 0.15 | - | 0.1 | 0.25 | V |
|  | ISINK $=50 \mathrm{~mA}$ | - | 0.4 | 0.5 | - | 0.4 | 0.75 |  |
|  | ISINK $=100 \mathrm{~mA}$ | - | 2.0 | 2.2 | - | 2.0 | 2.5 |  |
|  | ISINK $=200 \mathrm{~mA}$ | - | 2.5 | - | - | 2.5 | - |  |
| High State, $\mathrm{V}^{\text {OH }}$ | $\begin{gathered} \mathrm{V}^{+}=5 \mathrm{~V} \\ \text { ISOURCE }=100 \mathrm{~mA} \end{gathered}$ | 3.0 | 3.3 | - | 2.75 | 3.3 | - | V |
|  | $\begin{gathered} \mathrm{V}^{+}=15 \mathrm{~V} \\ \text { ISOURCE }=100 \mathrm{~mA} \\ \hline \end{gathered}$ | 13.0 | 13.3 | - | 12.75 | 13.3 | - |  |
|  | SOURCE $=200 \mathrm{~mA}$ | - | 12.5 | - | - | 12.5 | - |  |
| Timing Error <br> (Monostable): <br> Initial Accuracy | $\begin{aligned} & \quad \mathrm{R}_{1}, \mathrm{R}_{2} \\ & =1 \text { to } 100 \mathrm{k} \Omega \\ & \mathrm{C}=0.1 \mu \mathrm{~F} \\ & \text { Tested at } \\ & \mathrm{V}^{+}=5 \mathrm{~V}, \\ & \mathrm{~V}^{+}=15 \mathrm{~V} \end{aligned}$ | - | 0.5 | 2 | - | 1 | - | \% |
| Frequency Drift with Temperature |  | - | 30 | 100 | - | 50 | - | $\begin{gathered} \mathrm{p} / \mathrm{m} / \\ { }^{\circ} \mathrm{C} \end{gathered}$ |
| Drift with Supply Voltage |  | - | 0.05 | 0.2 | - | 0.1 | - | \%/V |
| Output Rise Time, $\mathrm{t}_{\mathrm{r}}$ |  | - | 100 | - | - | 100 | - | ns |
| Output Fall Time, $\mathrm{tf}_{f}$ |  | - | 100 | - | - | 100 | - | ns |

* When the output is in a high state, the dc supply current is typically 1 mA less than the low-state value.
$\Delta$ The threshold current will determine the sum of the values of $R_{1}$ and $R_{2}$ to be used in Fig. 16 (astable operation): the maximum total $R_{1}+R_{2}=20 \mathrm{M} \Omega$.


Fig. 2 - Minimum pulse width vs. minimum trigger voltage.


Fig. 3 - Supply current vs. supply voltage.


Fig. 4 - Schematic diagram of the CA555 and CA555C.

a. MINI-DIP plestic packege
TO-5 style package with formed leads

b. TO-5 style package

Fig. 5 - Terminal assignment diagrams.

## Linear Integrated Circuits

## CA555, CA555C Types

MAXIMUM RATINGS, Absolute-Maximum Values.
DC SUPPLY VOLTAGE . . . 18 V DEVICE DISSIPATION
Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$. . . . . 600 mW
Above $\mathrm{T}_{A}=55^{\circ} \mathrm{C}$ Derate linearly $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ AMBIENT TEMPERATURE RANGE (All Types): Operating . . . . . . -55 to $+125{ }^{\circ} \mathrm{C}$ Storage . . . . . . . -65 to $+150{ }^{\circ} \mathrm{C}$ LEAD TEMPERATURE (During Soldering): At distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}$
( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case
for 10 seconds max. . . . $+265{ }^{\circ} \mathrm{C}$


Fig. 7 - Output voltage-low state vs. sink current at $V^{+}=5 \mathrm{~V}$.


SINK CURRENT ( $I_{\text {SINK }}$ )-mA
$\qquad$
Fig. 9 - Output voltage-low state vs. sink current at $V^{+}=15 \mathrm{~V}$.


Fig. 11 - Delay time vs. temperature.


Fig. 6 - Output voltage drop (high state) vs. source current.


Fig. 8 - Output voltage-low state vs. sink current at $\mathrm{V}^{+}=10 \mathrm{~V}$.


Fig. 10 - Delay time vs. supply voltage.
 92cs-24968
Fig. 12 - Propagation delay time vs. trigger voltage.

## TYPICAL APPLICATIONS

## Reset Timer (Monostable Operation)

Fig. 13 shows the CA555 connected as a reset timer. In this mode of operation capacitor $\mathrm{C}_{\mathrm{T}}$ is initially held discharged by a transistor on the integrated circuit. Upon closing the "start" switch, or applying a negative trigger pulse to terminal 2, the integral timer flipflop is "set" and releases the short circuit across $C_{T}$ which drives the output voltage "high" (relay energized). The action allows the voltage across the capacitor to increase exponentially with the time constant $t=$ $\mathrm{R}_{1} \mathrm{C}_{\mathrm{T}}$. When the voltage across the capacitor equals $2 / 3 \mathrm{~V}^{+}$, the comparator resets the flip-flop which in turn discharges the capacitor rapidly and drives the output to its low state.


Fig. 13 - Reset timer (monostable operation).
Since the charge rate and threshold level of the comparator are both directly proportional to $\mathrm{V}^{+}$, the timing interval is relatively independent of supply voltage variations. Typically, the timing varies only $0.05 \%$ for a 1 volt change in $\mathrm{V}^{+}$.
Applying a negative pulse simultaneously to the reset terminal (4) and the trigger terminal (2) during the timing cycle discharges $\mathrm{C}_{\boldsymbol{T}}$ and causes the timing cycle to restart. Momentarily closing only the reset switch during the timing interval discharges $C_{T}$, but the timing cycle does not restart.
Fig. 14 shows the typical waveforms generated during this mode of operation, and Fig. 15 gives the family of time delay curves with variations in $R_{1}$ and $C_{T}$.

## Repeat Cycle Timer (Astable Operation)

Fig. 16 shows the CA555 connected as a repeat cycle timer. In this mode of operation, the total period is a function of both $R_{1}$ and $R_{2}$;


Fig. 14 - Typical waveforms for reset timer.


Fig. 15 - Time delay vs. resistance and capacitance.


Fig. 16 - Repeat cycle timer (astable operation).

$$
\begin{aligned}
T & =0.693\left(R_{1}+2 R_{2}\right) C_{T}=t_{1}+t_{2} \\
\text { where } t_{1} & =0.693\left(R_{1}+R_{2}\right) C_{T} \\
\text { and } t_{2} & =0.693\left(R_{2}\right) C_{T}
\end{aligned}
$$

The duty cycle is:

$$
\frac{t_{2}}{t_{1}+t_{2}}=\frac{R_{2}}{R_{1}+2 R_{2}}
$$

Typical waveforms generated during this mode of operation are shown in Fig. 17. Fig. 18 gives the family of curves of free running frequency with variations in the value of $\left(R_{1}+2 R_{2}\right)$ and $C_{T}$.

## Linear Integrated Circuits

## CA555, CA555C Types



92C8-26784
Top Trace: Output voltage ( $2 \mathrm{~V} / \mathrm{div}$. and $0.5 \mathrm{~ms} / \mathrm{div}$.)
Bottom Trace: Capacitor voltaye (1 V/ div. and $0.5 \mathrm{~ms} / \mathrm{div}$.)

Fig. 17 - Typical wavaforms for rapaat cycle timar.


Fig. 18 - Frea running frequancy of rapaat cycla timar with variation in capacitanca and rasistanca.

## TV/CATV Circuits Technical Data



[^43]| Sync/AGCCA3120.... | Page |
| :---: | :---: |
|  |  |
| CA3142.... | ... 819 |
| Luminance |  |
| Processors |  |
| CA3135. | . 827 |
| CA3143 | 834 |
| CA3144. | .. 839 |
| CA3156 | 844 |
| Multiplex |  |
| Decoders |  |
| CA758. | 849 |
| CA1310A | . 855 |
| CA3090A | . 860 |
| CA3195. | ... 866 |
| PIX IF |  |
| CA270.. | ... 871 |
| CA1352. | .. 876 |
| CA3068. | . 888 |
| CA3136 | . 887 |
| CA3153 | 892 |
| CA3191. | 899 |
| CA3192 | . 912 |
| CA7607. | . 920 |
| CA7611 | . . 920 |
| Remote |  |
| Control |  |
| CA3035.... | Page 362 |

Sound IF Page
CA1190 . . . . . . . . . . . . . 924
CA1191. . . . . . . . . . . . . 928
CA2111A . . . . . . . . . . 932
CA2136A ............ . . 937
CA3011...... . . . . . . . . 939
CA3012. . . . . . . . . . . . . . 939
CA3013.............. . . . . 945
CA3014............... . . 945
CA3041 . . . . . . . . . . . . . 952
CA3042 . . . . . . . . . . . . . . 960
CA3065 . . . . . . . . . . . . . 968
CA3134 . . . . . . . . . . . . . 974

## Tuning

CA3140. . . . See Page 156
CA3152*. . . . See Page 48
CA3163 . . . . . . . . . . . . . 980
CA3166 . . . . . . . . . . . . 984
CA3168 . . . . See Page 339
CA3199. . . . See Page 639
CA3211 . . . . See Page 644

## Video Dlsc

Circuits
CA2111A . . . . . . . . . . . 932
CA3215. . . . . . . . . . . . . 990
CA3216 . . . . . . . . . . . . . 993
$\Delta$ CD3226 . . . . . . . . . . . . . 997

Linear Integrated Circuits
CA3064, CA3064E


RCA-CA3064 and CA3064E represent the third generation of integrated circuits designed primarily for AFC (Automatic-Frequency-Control) applications. They provide all of the signal-processing components needed (with the exception of the tuned-phase-detector transformer) to derive the AFT correction signals from the output of the video-if amplifier. The CA3064 is supplied in the 10 -formed-lead TO- 5 style package, and the CA3064E in the 14 -lead dual-in-line plastic package. Both types operate over the temperature range of -55 to $+125^{\circ} \mathrm{C}$.

## TV Automatic Fine Tuning Circuit

## Features:

- Cascode type high-gain amplifier ( $\mathbf{1 8} \mathbf{~ m V}$ input for rated output)
- Internal voltage regulator
- Differential detector
- For use with either color or monochrome
- Differential amplifier
- Bipolar outputs
- Wide operating-temperature range; $\mathbf{- 5 5}$ to $+125^{\circ} \mathrm{C}$


92CM-IS8IORI
Fig. 1 - Block diagram of typical operating circuit utilizing the CA3064 and CA3064E.

## MAXIMUM RATINGS, Absolute-Maximum Values:

DEVICE DISSIPATION:
Up to $T_{A}=25^{\circ} \mathrm{C}$

(a) CA3064

(b) CA3064E

Fig. 2 - Terminal assignment diagrams.

## MAXIMUM VOLTAGE RATINGS at $\mathrm{TA}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal $2(3)$ and horizontal terminal $6(9)$ is +20 to 0 volts. Terminal nos. in parentheses are for the 14 -lead dual-in-line plastic package.

| TERMINAL No. | $\begin{aligned} & 9(6,7, \\ & 10,11, \\ & 13) \end{aligned}$ | $\begin{array}{r} 10 \\ (1) \end{array}$ | $\begin{gathered} 1 \\ (2) \end{gathered}$ | $\begin{gathered} 2 \\ (3) \end{gathered}$ | $\begin{gathered} 3 \\ (4) \end{gathered}$ | $\begin{gathered} 4 \\ (5) \end{gathered}$ | $\begin{gathered} 5 \\ (8) \end{gathered}$ | $\begin{gathered} 6 \\ \text { (9) } \end{gathered}$ | $\begin{gathered} 7 \\ (12) \end{gathered}$ | $\begin{gathered} 8 \\ (14) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 9(6,7,8 \\ & 10,11, \\ & 13) \end{aligned}$ | O INTERNAL CONNECTION |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 10 \\ & \text { (1) } \end{aligned}$ |  |  | $\begin{gathered} +12 \\ 0 \end{gathered}$ | +10 -10 | $\begin{gathered} +12 \\ 0 \end{gathered}$ | $\begin{gathered} +12 \\ 0 \end{gathered}$ | +12 0 | +10 0 | +20 0 | $\wedge$ |
| $\begin{gathered} 1 \\ (2) \end{gathered}$ |  |  |  | * | $\begin{array}{r}+10 \\ -10 \\ \hline\end{array}$ | * | * | +5 -5 | * | +5 .6 |
| $\begin{gathered} 2 \\ (3) \end{gathered}$ |  |  |  |  | * | * | * | $\begin{gathered} +20 \\ 0 \end{gathered}$ | * | +20 |
| $\begin{gathered} 3 \\ (4) \end{gathered}$ |  |  |  |  |  | * | * | +5 -6 | * | +5 -6 |
| $\begin{gathered} 4 \\ (5) \end{gathered}$ |  |  |  |  |  |  | * | * | * | +12 0 |
| $\begin{gathered} 5 \\ \text { (8) } \end{gathered}$ |  |  |  |  |  |  |  | * | * | $\begin{gathered} +12 \\ 0 \end{gathered}$ |
| $\begin{gathered} 6 \\ (9) \end{gathered}$ |  |  |  |  |  |  |  |  | +5 +2 | +2 0 |
| $\begin{gathered} 7 \\ (12) \end{gathered}$ |  |  |  |  |  |  |  |  |  | +2 -10 |
| $\begin{gathered} 8 \\ (14) \end{gathered}$ |  |  |  |  |  |  |  |  |  | REF.SUB STRATE \& CASE: |

## MAXIMUM CURRENT RATINGS

| TERM- <br> INAL <br> No. | IIN <br> mA | IOUT <br> mA |
| :--- | :---: | :---: |
| $9(6,7$, <br> 10,11, <br> $13)$ | $\cdot$ | $\cdot$ |
| 10 <br> $(1)$ | 50 | 50 |
| 1 <br> $(2)$ | 1 | 0.1 |
| 2 <br> $(3)$ | 20 | 20 |
| 3 <br> $(4)$ | 1 | 0.1 |
| 4 <br> $(5)$ | 5 | 5 |
| 5 <br> $(8)$ | 5 | 5 |
| 6 <br> $(9)$ | 5 | 5 |
| 7 <br> $(12)$ | 1 | 5 |
| 14$)$ | 50 | 50 |

A Terminal number 10 (1) may be connected to any positive voltage source greater than the internal zener regulating voltage through a suitable dropping resistor - provided the dissipation rating is not exceeded.

- This terminal should be connected to the most negative potential of the complete circuit.
* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.
- It is recommended that unused terminals $6,7,10,11$, and 13 on the 14-lead dual-in-line-plastic package and terminal 9 on the TO-5 package be grounded to act as shields.


## Linear Integrated Circuits

CA3064, CA3064E
ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified


[^44]

Fig. 3 - Schematic diagram for CA3064 and CA3064E.

## Circuit Description

The CA3064 and CA3064E integrated circuits can be considered as five functional blocks; an if amplifier-limiter, a balanced detector, a differential dc amplifier, an internally used AGC amplifier, and a zener voltage regulator. The $45-\mathrm{MHz}$ amplifier limiter combination consists of emitterfollower input stage Q 2 followed by a cascode-type amplifier Q1, Q3. The emitter-follower input stage $\mathbf{Q 2}$ is internally biased, therefore, capacitor coupling must be provided to the input at pin 7 (12). The external load is connected to pin 2 (3) and should present a load impedance of about 1800 ohms at 45.75 MHz . The detector inputs at pins 1 (2) and 3 (4)
from the external transformer are biased through the tertiary winding connected to pin 6 (9), which must be bypassed. The balanced detector is a high-efficiency type consisting of Q7/C1 and Q13/C2, which are internally biased by matching transistors Q8 and Q12. The dc amplifier consists of the differential amplifier Q9, Q10, Q11, and D4.
The amplifier detector system provides the sharply defined pull-in characteristics shown in figures 5 and 6. The AGC amplifier 06 senses the detected signals at the collector of A10 and adjusts the gain to compensate for signal changes such as airplane flutter conditions. Diodes D1, D2, and D3 provide the internal voltage regulation.


92CS-22408
Fig. 4 - Test setup: Measurement of total device dissipation, zener regulating voltage, quiescent operating current at terminal 2 (3).

## Linear Integrated Circuits

CA3064, CA3064E


CONTROL VOLTAGE OUTPUT
ALL RESISTORS ARE $1 \%$ TOLERANCE ANO ARE IN OHMS TERMINAL NUMBERS IN PARENTHESES ARE FOR 14 -LEAO DUAL-IN-LINE PLASTIC PACKAGE

LI IS ALIGNED FOR SYMMETRICAL BANDWIDTH ON HER SIDE OF 45.750 MHz
$L_{2}$ TERTIARY WINDING WOUND ON $L_{1}$ COIL FORM
$L_{3}$ IS ALIGNED FOR ZERO DIFFERENTIAL OUTPUT
BETWEEN TERMINALS 4 ANO 5 AT $f_{0}=45.750 \mathrm{MHz}$

- FOR COIL CONSTRUCTION DATA, SEE FIG.4(b).

| REFERENCE VOLTAGE PERCENTAGES |  |
| :---: | :---: |
| Ref. $A$ | $85 \%$ of $\mathrm{V}_{10}(1)$ |
| Ref. B | $25 \%$ of $\mathrm{V}_{10}(1)$ |
| Ref. C | $80 \%$ of $\mathrm{V}_{10}(1)$ |
| Ref. D | $35 \%$ of $\mathrm{V}_{10}(1)$ |

$$
\begin{array}{cccc}
\frac{\text { Coil }}{\left(L_{1}, L_{2}\right)} & & . & \\
L_{3} & . & . & 122213 \\
\text { RCA Distributor Part No. } & . & . & 122203
\end{array}
$$

Fig. 5 (a) - Correction voltage test circuit for CA3064 and CA3064E.

The CA3064 and CA3064E are specifically intended for use in the AFT system of color television receivers. These devices are tested so that the control voltages generated by the circuit meet the critical requirements of the system. Figure 5 (a) is the schematic diagram of the test circuit.
Figures 5, 6, and 7 show the control voltages generated at terminals $\mathbf{4 ( 5 )}$ and $5(8)$ of the Integrated Circuit as a function of the frequency deviation from the nominal center frequency. Figure 6 shows the region within 30 kHz of the center frequency while Figure 7 covers the entire bandwidth of the system. The horizontal reference lines on the figures are generated by a voltage divider connected between the power

## COIL DATA FOR DISCRIMINATOR WINDINGS

$L_{1}$ - Discriminator Primary: 3-1/6 turns; \#20 Enamel-covered wire - close-wound, at bottom of coil form. Inductance of $\mathrm{L}_{1}=0.165 \mu \mathrm{H} ; \mathrm{Q}_{\mathrm{O}}=120$ at $\mathrm{f}_{\mathrm{O}}=45.75 \mathrm{MHz}$.
Start winding at terminal $\# 6$; finish at Terminal \#1. See Notes below.

L2 - Tertiary Windings: 2.1/6 turns; \#20 Enamel-covered wire - close wound over bottom end of $L_{1}$. Start winding at Terminal \#3; finish at Terminal \#4. See Notes below.
$\mathbf{L}_{\mathbf{3}}$ - Discriminator Secondary: 3-1/2 turns; center-tapped, space wound at bottom of coil form.
Inductance of $L_{3}=0.180 \mu \mathrm{H} ; \mathrm{Q}_{\mathrm{O}}=150$ at $\mathrm{f}_{\mathrm{o}}=45.75 \mathrm{MHz}$. Start winding at Terminal \#2; finish at Terminal \#5; connect center tap to Terminal \#7. See Notes below.

Notes: 1. Coil Forms; Cylindrical; $-0.30^{\prime \prime}$ Dia. max.
2. Tuning Core: $0.250^{\prime \prime}$ Dia. $\times 0.37^{\prime \prime}$ Length.

Material: Carbinal J or equivalent
3. Coil Form Base: See drawing below.
4. End of coil nearest terminal board to be designated the winding start end.


Fig. 5 (b) Coil form base terminal diagram.
supply voltage on terminal $10(1)$ and ground. The dynamic control voltages are compared with these references according to the Output vs Frequency Deviation Table. For example: when the frequency deviation is -30 kHz the control voltage at terminal $4(5)$ is greater than the reference $A$ voltage; the control voltage at terminal $5(8)$ is less than the reference $B$ voltage.
The shape of the correction voltage characteristics is dependent to a large degree upon transformer characteristics and the parts layout. In order to closely duplicate the curves shown, the printed circuit boards shown in Figures 8 and 10 and the parts layouts shown in Figures 9 and 11 should be followed as closely as possible.


Fig. 6 - Typical narrow-band dynamic control voltage characteristics.


Fig. 7 - Typical wide-band dynamic control voltage characteristics.


Fig. 8 - Typical application of CA3064 and CA3064E AFTIC.


Fig. 10 - Top view of wired test board (for TO-5 style package).



Fig. 12 - Top view of wired test board (for 14-lead dual-in-line plastic package)

## Linear Integrated Circuits

CA3139E, CA3139Q


# TV Automatic Fine Tuning Circuit 

## With Intercarrier Mixer/Amplifier For Color and Monochrome Receivers

## FEATURES:

■ Cascode-type high-gain amplifier (15-mV input for rated output)

- AFT differential peak detector
- Differential amplifier
- Bipolar outputs
- Five-stage intercarrier mixer/amplifier
- Internal voltage regulator
- For use in either color or monochrome receivers

Platinum-silicide ohmic contacts

The RCA-CA3139 is a monolithic TV Automatic Fine Tuning (AFT) circuit that provides an AFT voltage and an amplified $4.5-\mathrm{MHz}$ intercarrier sound signal. When connected to an output of an IF amplifier the CA3139 provides the signal processing (amplification and detection) necessary to generate the AFT correction signals required by the TV tuner. It also mixes the video and sound IF carriers and amplifies the resultant $4.5-\mathrm{MHz}$ intercarrier sound signal. This sound output may then be connected to an FM detector such as the RCA-CA3134 "TV Sound IF and Audio Output Subsystem," or the RCA-CA3065 "FM Detector and Audio Driver."

The AFT portion of the CA3139 is similar to the RCACA3064 AFT circuit with the following exceptions: (a) the AFT filter capacitors are external and user selectable, allowing the detector to operate as a peak detector and resulting in a higher effective gain for the TV signal; (b) the detector bias resistor is external and user selectable, allowing the gain of the AFT and intercarrier signals to be adjusted; (c) the dynamic resistance of the shunt regulator has been decreased.

The CA3139 is supplied in a 14 -lead dual-in-line plastic package (CA3139E) or a 14-lead plastic package with quadformed leads (CA3139Q).


Fig. 1 - Block diagram and typical application of CA3139.

## MAXIMUM VOLTAGE RATINGS at $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5} \mathbf{~}{ }^{\circ}$

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range between vertical terminal 3 and horizontal terminal 12 is +8 to -1.5 volts. CURRENT RATINGS

| Terminal No. | 1,2 ${ }^{\text {d }}$ | 3 | $4^{\square}$ | 5 | 6 | $7{ }^{\text { }}$ | 8 | 9 | 10 | 11 | 12 | 13 | 14 | IN. IOUT mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1, ${ }^{\text {d }}$ | NO INTERNAL CONNECTION |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 |  |  | $\begin{array}{l\|} \hline+10 \\ -0 \end{array}$ | $\begin{array}{\|l\|} \hline+9 \\ -1.5 \end{array}$ | $+8$ | $\begin{aligned} & +0 \\ & -10 \end{aligned}$ | $\left\|\begin{array}{l} +8 \\ -1.5 \end{array}\right\|$ | $\begin{array}{\|l\|} \hline+8 \\ -1.5 \end{array}$ | $\begin{array}{\|l\|} \hline+8 \\ -1.5 \end{array}$ | $\begin{array}{\|l\|} \hline+8 \\ -1.5 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline+8 \\ -1.5 \end{array}$ | $\begin{array}{\|l\|} \hline+8 \\ -1.5 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline+8 \\ -1.5 \\ \hline \end{array}$ | 10 |
| $4^{\text {® }}$ |  |  |  | $\begin{aligned} & +0 \\ & -2 \end{aligned}$ | $\begin{aligned} & +0 \\ & -3 \end{aligned}$ | $\begin{aligned} & +0 \\ & -11 \end{aligned}$ | $\begin{aligned} & +0 \\ & -3 \end{aligned}$ | $\begin{aligned} & +0 \\ & -3 \end{aligned}$ | $\begin{aligned} & +0 \\ & -3 \end{aligned}$ | $\begin{array}{\|l\|} \hline+0 \\ -3 \\ \hline \end{array}$ | $\left\lvert\, \begin{aligned} & +0 \\ & -3 \end{aligned}\right.$ | $\begin{array}{\|l\|} \hline+0 \\ -11 \end{array}$ | $\begin{array}{\|l\|} \hline+0 \\ -11 \end{array}$ | 50 |
| 5 |  |  |  |  | $\left\lvert\, \begin{aligned} & +0 \\ & -5 \end{aligned}\right.$ | $\begin{aligned} & +0 \\ & -14 \end{aligned}$ | $\begin{aligned} & +2 \\ & -5 \end{aligned}$ | $\begin{aligned} & +1 \\ & -5 \end{aligned}$ | $\left\lvert\, \begin{aligned} & +2 \\ & -5 \end{aligned}\right.$ | $\begin{aligned} & +2 \\ & -5 \end{aligned}$ | $\begin{aligned} & +2 \\ & -5 \end{aligned}$ | +1 <br> -8 | +1 -8 | 1 |
| 6 |  |  |  |  |  | $\begin{aligned} & \hline+0 \\ & -14 \\ & \hline \end{aligned}$ | $\begin{aligned} & +2 \\ & -2 \end{aligned}$ | $\begin{array}{\|l\|} +0 \\ -2 \\ \hline \end{array}$ | $\begin{aligned} & +2 \\ & -2 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline+1 \\ -3 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline+1 \\ -3 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline+0 \\ -10 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline+0 \\ -10 \\ \hline \end{array}$ | 2 |
| $7^{\text {® }}$ |  |  |  |  |  |  | $\begin{aligned} & +15 \\ & -0 \end{aligned}$ | $\begin{aligned} & \hline+13 \\ & -0 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline+15 \\ -0 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline+13 \\ -0 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline+13 \\ -0 \\ \hline \end{array}$ | $\begin{array}{\|l} \hline+10 \\ -0 \\ \hline \end{array}$ | $\left\lvert\, \begin{aligned} & +10 \\ & -0 \end{aligned}\right.$ | 50 |
| 8 |  |  |  |  |  |  |  | $\begin{aligned} & +1 \\ & -5 \end{aligned}$ | $\begin{aligned} & +5 \\ & -5 \end{aligned}$ | $\begin{aligned} & +5 \\ & \hline-5 \\ & \hline \end{aligned}$ | $\begin{aligned} & +1 \\ & -5 \end{aligned}$ | $\begin{aligned} & +0 \\ & -14 \end{aligned}$ | $\begin{aligned} & +0 \\ & -14 \\ & \hline \end{aligned}$ | 2 |
| 9 |  |  |  |  |  |  |  |  | $\begin{aligned} & +10 \\ & -2 \\ & \hline \end{aligned}$ | $\begin{aligned} & +8 \\ & -2 \end{aligned}$ | $\begin{aligned} & +8 \\ & -2 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline+0 \\ & -10 \end{aligned}$ | $\begin{array}{\|l\|} \hline+0 \\ -10 \\ \hline \end{array}$ | 10 |
| 10 |  |  |  |  |  |  |  |  |  | $\begin{aligned} & +1 \\ & -5 \end{aligned}$ | $\begin{aligned} & +5 \\ & -5 \\ & \hline \end{aligned}$ | $\begin{array}{l\|} \hline+1 \\ -10 \end{array}$ | $\begin{aligned} & \hline+1 \\ & -10 \\ & \hline \end{aligned}$ | 2 |
| 11 |  |  |  |  |  |  |  |  |  |  | * | * | * | 2 |
| 12 |  |  |  |  |  |  |  |  |  |  |  | * | * | 2 |
| 13 |  |  |  |  |  |  |  |  |  |  |  |  | +14 -14 | 2 |
| 14 |  |  |  |  |  |  |  |  |  |  |  |  |  | 2 |

- Terminal number 7 may be connected to any positive voltage source greater than the internal zener regulating voltage through a suitable dropping resistor - provided the dissipation rating is not exceeded.
- This terminal should be connected to the most negative potential of the complete circuit
* Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.
- It is recommended that unused terminals 1 and 2 be grounded to act as shields.


## MAXIMUM RATINGS,

## Absolute-Maximum Values:

DEVICE DISSIPATION:
Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$. 630 mW
Above $\mathrm{T}_{A}=55^{\circ} \mathrm{C}$. derate lineariy $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE:
Operating................. -40 to $+85^{\circ} \mathrm{C}$
Storage . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):
At distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}$
$(1.59 \mathrm{~mm} \pm 0.79 \mathrm{~mm})$
from case for 10 s max. $265^{\circ} \mathrm{C}$


92C5-27125
Fig. 2 - Terminal assignment.

## CA3139E, CA3139Q

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=28 \mathrm{~V}$ (Unless Otherwise Specified)
See Test Circuit, Fig. 3

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| NO SIGNAL INPUT |  |  |  |  |
| Supply Current, $1^{+}$ |  | 15 | 20 | mA |
| Low Voltage at Term. ${ }^{11}$ | $\mathrm{V}^{+}=20.8 \mathrm{~V}$ | 11 | 14.5 | V |
| Shunt Reg. Voltage |  | 12 | 14.5 | V |
| Quiescent Voltage at Term. 3 |  | 4.5 | 10 | V |
| Quiescent Voltage ${ }^{2}$ at Terms. 13 and 14 | Term. 13 connected to Term. 14 | 6 | 8.5 | V |
| Quiescent Difference Voltage, Terms. 13 to 14 |  | -0.8 | ${ }^{+} 0.8$ | V |
| Quiescent Voltage at Term. 6 |  | 1.4 | 2.6 | V |
| SIGNAL INPUT $=15 \mathrm{mV}$ RMS (Unless Otherwise Specified), Note 3 |  |  |  |  |
| Correction Voltage at Term. 13 | $\mathrm{f}=44.65 \mathrm{MHz}$ | 2.2 | 4.7 | V |
|  | $\mathrm{f}=45.69 \mathrm{MHz}$ | 1.2 | 4.4 . |  |
|  | $f=45.81 \mathrm{MHz}$ | 9.6 | 13.8 |  |
|  | $\mathrm{f}=46.85 \mathrm{MHz}$ | 9.1 | 12.1 |  |
| Correction Voltage at Term. 14 | $\mathrm{f}=44.65 \mathrm{MHz}$ | 9.1 | 12.1 | V |
|  | $\mathrm{f}=45.69 \mathrm{MHz}$ | 9.6 | 13.8 |  |
|  | $\mathrm{f}=45.81 \mathrm{MHz}$ | 1.2 | 4.4 |  |
|  | $\mathrm{f}=46.85 \mathrm{MHz}$ | 2.2 | 4.7 |  |
| 4.5 MHz Output | Two-Tone Input $\mathrm{f} 1=45.75 \mathrm{MHz}$ at 15 mV $\mathrm{f} 2=41.25 \mathrm{MHz}$ at 5 mV. | 50 | 200 | $m V_{\text {RMS }}$ |

NOTES: $1 . \mathrm{I}_{7}=12 \mathrm{~mA}$ maximum at $\mathrm{V}_{7}=11 \mathrm{~V}$.
2. $\mathrm{V}_{13}=0.55 \mathrm{~V}_{\mathrm{Z}} \pm 0.7 \mathrm{~V}$
3. Resistor from term. 6 to term. $7=9.09 \mathrm{~K} \Omega$. Crossover steepens and "bow tie" width increases when resistor is decreased in value. Total peak swing decreases



Fig. 4 - Dynamic control-voltage characteristics.

## CIRCUIT DESCRIPTION

The CA3139 consists of five functional circuits as shown in the block diagram, Fig. 1 (see Fig. 5 for schematic diagram).

1) Cascode Amplifier - Consists of emitterfollower Q1, common-emitter amplifier Q2, and common-base amplifier Q3.
2) Bias Circuit - Consists of Q 4 and resistors R1, R4, R5, and an external resistor (user selectable) connected to the voltage regulator, terminal 7. The nominal value of the external resistor is $9.1 \mathrm{k} \Omega$. Reduced values will raise the gain of the cascode amplifier chain, and higher values will reduce the gain. If the gain is increased, the AFT "Bow Tie" width will increase and the crossover slope will increase (become steeper). The input transistor Q1 is internally biased, so AC coupling is normally used to the input terminal 5.
3) Intercarrier Mixer/Amplifier - The output of the cascode amplifier at terminal 9 is also internally connected to the intercarrier mixer/amplifier chain consisting of transistors Q13 through Q17 and associated components. The video IF carrier at $45.75-\mathrm{MHz}$ and the FM sound IF carrier at $41.25-\mathrm{MHz}$ are down-converted to a $4.5-\mathrm{MHz}$ FM signal by Q14. A low-pass
filter removes the carriers and upper conversion signal components. The $4.5-\mathrm{MHz}$ FM signal is further amplified and filtered by Q16 and C3. The FM sound output signal is at terminal 3 . The gain with respect to a $5-\mathrm{mV}$ sound carrier (tested with a $15-\mathrm{mV}$ video carrier) input signal at terminal 5 is 10 to 40 when the resistor is connected between terminals 6 and 7 is $9.09 \mathrm{k} \Omega$.
4) AFT Detector and DC Amplifier - Consists of Q6 through Q12 and related components. The detector inputs at terminals 8 and 10 are connected to the external discriminator transformer and biased through the transformer at terminal-6 potential. The total current through transistors Q7 and Q8 is held constant by the current-mirror transistors Q10, Q11, and Q12. External filter capacitors connected to terminals 11 and 12 assure that peak detection is accomplished. The AFT output voltages are shown in the Electrical Characteristics chart, and a graphical representation is shown in Fig. 4.
5) Voltage Regulator - An active shunt regulator, consisting of D1, D2, Z1, Z2, and $Q 5$, is included to reduce the dynamic resistance.

## Linear Integrated Circuits

## CA3139E, CA3139Q



Fig. 5 - Schematic diagram of CA3139.


Fig. 6 - Typical tuner connection.


## Television Chroma Processor

## Features

- Minimum number of external components required
- Injection-lock oscillator with internal feedback
- DC chroma gain control and hue control circuits
- Low-impedance internal voltage regulation

RCA-CA1398E is a monolithic silicon integrated-circuit chroma processor containing chroma-amplifier and gain-control, colorkiller, color subcarrier oscillator, hue control, and ACC circuitry. It has been designed for interchangeability with other "1398". type chroma-processor devices. It functions compatibly with the RCA-CA3125E Chroma Demodulator as well as other commercially available chroma demodulators in color-TV receivers. Fig. 2 shows a functional block diagram of a 2-package TV chroma sy stem incorporating the CA1398E and CA3125E. The CA1398E is supplied in a 14 -lead dual-in-line plastic package.

Maximum Ratings, Absolute-Maximum Values at $\boldsymbol{T}_{A}=25^{\circ} \mathrm{C}$
Peak Horizontal-Pulse Input Current . . . . . . . . . . . . . . . . . . . . $250 \mu \mathrm{~A}$
Supply Current (Terminal 14) . . . . . . . . . . . . . . . . . . . . . . . . 35 mA
Ambient Temperature Range:
Operating
-40 to $+85^{\circ} \mathrm{C}$
Storage -65 to $+150^{\circ} \mathrm{C}$
Lead Temperature (During Soldering):
At distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 s max.
$265^{\circ} \mathrm{C}$


Linear integrated Circults

## CA1398E



Fig. 2-Schematic diagram of the CA1398E (cont'd on next page).


Fig. 2- Schematic diagram of the CA1398E (cont'd from previous page).

## Linear Integrated Circuits

## CA1398E

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\mathbf{C}} \mathbf{C}$ and Referenced to Test Circuit (Fig. 4)

| CHARACTERISTIC | TERMINAL MEASURED AND SYMBOL | TEST CONDITIONS |  |  |  |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|c\|} \hline \text { SWITCH } \\ \text { POSITION } \\ \text { (S1) } \\ \hline \end{array}$ | CONTROL SETTING |  |  |  |  |  |  |  |  |
|  |  |  | CHROMA | HUE | KILLER | $V_{\text {BURST }}$ mV p-p | $V_{\text {CHROMA }}$ mV p-p | MIN. | TYP. | MAX. |  |

Static Characteristics

| Regulated Supply Voltage | $\mathrm{V}_{14}$ | 2 | $\max$. | $\max$. | $\max$. | 0 | 0 | 8.9 | 9.5 | 11.5 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Chroma Output Bias | $\mathrm{V}_{14}$ to $\mathrm{V}_{2}$ | 2 | $\max$. | $\max$. | $\max$. | 6 | 0 | 1.2 | 2.4 | 3.6 | V |
| Regulator Impedance | See Note 1 | 2 | max. | max. | max. | 0 | 0 | - | 12 | 25 | $\Omega$ |

## Dynamic Characteristics (Refer to Test Set-Up Procedure for Oscillator)

| Max. Chroma Gain | $\mathrm{V}_{2}$ | 1 | max. | max. | See Note 2 | 6 | 5 | 310 | 425 | - | mV p-p |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Min. Chroma Gain | $\mathrm{V}_{2}$ | 1 | min. | max. |  | 6 | 5 | - | - | 7 | mV p-p |
| ACC Action | $\begin{aligned} & V_{2}(\mathrm{~dB} \text { up } \\ & \text { from gain test) } \end{aligned}$ | 1 | max. | max. |  | 50 | 50 | 2 | 7 | 11 | dB |
| Killer Function: Kill | $\mathrm{V}_{2}$ | 2 | max. | max. |  | 0 | 5 | - | - | 7 | mV p-p |
| Unkill | $\mathrm{V}_{2}$ | 1 | max. | max. |  | 15 | 5 | 100 | - | - | $m \vee p-p$ |
| Oscillator Lock-Up: Voltage | $\mathrm{V}_{13}$ | 1 | max. | max. |  | 6 | 0 | 250 | 340 | 390 | mV p-p |
| Phase ( $\left.\begin{array}{l}\text { Referenced } \\ \text { to burst }\end{array}\right)$ | $\phi_{13}$ | 1 | max. | max. |  | 6 | 0 | -20 | 0 | +20 | degrees |
| Hue Control Range: Voltage | $V_{13}$ | 1 | max. | min. |  | 6 | 0 | 250 | 340 | 390 | mV p-p |
| Phase $\binom{$ Referenced }{ to burst } | $\phi_{13}$ | 1 | max. | min. |  | 6 | 0 | 95 | 110 | 140 | degrees |

Note 1 - Measure $V_{14}$ at I SUPPLY $=38 \mathrm{~mA}$ and 18 mA . Calculate the regulator impedance
$Z_{\text {reg. }}=\left[V_{14}\right.$ lat 38 mA$)-V_{14}$ (at 18 mA$\left.)\right] / 0.02$
Note 2 - Increase the killer potentiometer resistance from minimum until the circuit unkills. This condition is evidenced by a shift in bias voltage at Term. 6. Maintain this potentiometer setting for all the dynamic tests.


Fig. 3 - TV chroma system functional block diagram.

## TEST SET-UP PROCEDURE FOR OSCILLATOR

Remove the horizontal keying and chroma inputs and adjust $C_{X}$ to obtain a free-running oscillator frequency of 3.579545
$\mathrm{MHz} \pm 10 \mathrm{~Hz}$. Under the same Test Conditions described in the Electrical Characteristics Chart for Oscillator Lock-Up, vary L1 (approx. $20 \mu \mathrm{H}$ ) and/or C1 (approx. 1000 pF ) to obtain the initial conditions for amplitude and phase oscillator lock-up.


Fig. 4 - Typical static and dynamic characteristics test circuit for the CA1398E.

## CA3070, CA3071, CA3072 Types



## Television Chroma System

## SYSTEM FEATURES

CA3070

- Voltage Controlled Oscillator
- Keyed APC \& ACC Detectors
- DC Hue Control
- Shunt Regulator


## CA3072

- Synchronous Detector with Color Difference Matrix
- Emitter-Follower Output Amplifiers with Short-Circuit Protection


Fig. 1 - Simplified block diagram of TV chroma system.


Fig. 2 - Functional diagram of RCA-CA3070.

The CA3070 is a complete subcarrier regeneration system with automatic phase control applied to the oscillator. An amplified chroma signal from the CA3071 is applied to terminals No. 13 and No. 14, which are the automatic phase control (APC) and the automatic chroma control (ACC) inputs. APC and ACC detection is keyed by the horizontal pulse which also inhibits the oscillator output amplifier during the burst interval.
The ACC system uses a synchronous detector to develop a correction voltage at the differential output terminal Nos. 15 \& 16. This control signal is applied to the input terminal Nos. $1 \& 14$ of the CA3071. The APC system also uses a synchronous detector. The APC error voltage is internally coupled to the 3.58 MHz oscillator at balance; the phase of the signal at terminal No. 13 is in quadrature with the oscillator.
To accomplish phasing requirements, an RC phase shift network is used between the chroma input and terminal Nos. 13 and 14. The feedback loop of the oscillator is from terminal Nos. 7 and 8 back to No. 6. The same oscillator
signal is available at terminal Nos. 7 and 8, but the dc output of the APC detector controls the relative signal levels at terminal Nos. 7 or 8 . Because the output at terminal No. 8 is shifted in phase compared to the output at terminal No. 7, which is applied directly to the crystal circuit, control of the relative amplitudes at terminal Nos. 7 and 8 alters the phase in the feedback loop, thereby changing the frequency of the crystal oscillator. Balance adjustments of dc offsets are provided to establish an initial no-signal offset control in the ACC output, and a no-signal, on-frequency adjustment through the APC detector-amplifier circuit which controls the oscillator frequency. The oscillator output stage is differentially controlled at terminal Nos. 2 and 3 by the hue control input to terminal No. 1. The hue phase shift is accomplished by the external R, L, and C components that couple the oscillator output to the demodulator input terminals. The CA3070 includes a shunt regulator to establish a 12 -volt dc supply.

## Linear Integrated Circuits

## CA3070, CA3071, CA3072 Types

MAXIMUM RATINGS, Absolute Maximum-Values at $T_{A}=25^{\circ} \mathrm{C}$

DC Supply Voltage and Current . . . . . . . . See Charts Below Device Dissipation: Up to $T_{A}=+70^{\circ} \mathrm{C}$ $\qquad$ 530 mW Above $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$. . . Derate Linearly at $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ Ambient Temperature Range:

Lead Temperature (During Soldering):
At distance $1 / 32$ in. ( 3.17 mm ) from seating plane for 10 s max
$+265{ }^{\circ} \mathrm{C}$

- With respect to terminal No. 5 and with terminal No. 10 connected through $470 \Omega$ to +24 V .
N1 Regulated voltage at terminal No. 10.
N2 Controlled by max. input current
N3 Limited by dissipation.

Maximum Voltage and Current Ratings at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| Terminal <br> No. | Min. <br> Volts | Max. <br> Volts |
| :---: | :---: | :---: |
| 1 | 0 | $*$ |
| 2 | 0 | +16 |
| 3 | 0 | +16 |
| 4 | -5 | N2 |
| 6 | - | - |
| 7 | - | - |
| 8 | - | - |
| 10 | 0 | N3 |
| 11 | 0 | N1 |
| 12 | 0 | N1 |
| 13 | 0 | N1 |
| 14 | 0 | N1 |
| 15 | 0 | +16 |
| 16 | 0 | +16 |

Current

| Terminal <br> No. | $I_{1}$ <br> mA | $\mathrm{I}_{\mathrm{O}}$ <br> mA |
| :---: | :---: | :---: |
| 1 | 20 | 1 |
| 2 | - | - |
| 3 | - | - |
| 4 | 20 | 1 |
| 10 | N 3 | 1 |
| 11 | - | - |
| 12 | - | - |
| 13 | 20 | 1 |
| 14 | 20 | 1 |



Fig. 3 - Schematic diagram CA3070

ELECTRICAL CHARACTERISTICS, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}^{+}=+24 \mathrm{~V}$ unless otherwise specified

| CHARACTERISTICS | SYMBOLS | SPECIAL TEST CONDITIONS | LIMITS |  |  | UNITS | TEST CIRCUITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CA3070 |  |  |  |  |
|  |  |  | MIN. | TYP. | MAX . |  | FIG. |
| Static Characteristics |  |  |  |  |  |  |  |
| Voltage: Hue Control | $\mathrm{V}_{1}$ | Switch in position 2 | 6.9 | 7.7 | 8.6 | V | 4c |
| Oscillator Input | $\mathrm{V}_{6}$ |  | - | 2.8 | - |  | 4a |
| APC Input | $\mathrm{V}_{13}$ |  | - | 6.5 | - |  |  |
| Regulator | $\mathrm{V}_{10}$ | $\mathrm{V}^{+}=21 \mathrm{~V}$ | 11 | 12.3 | 13.5 |  |  |
| Regulator Change | $\mathrm{V}_{10}$ | $\mathrm{V}^{+}=27 \mathrm{~V}$ | -0.2 | - | +0.2 |  |  |
| Horizontal Key Input | $\mathrm{V}_{4}$ | $14=-10 \mu \mathrm{~A}$ | 5 | - | - |  |  |
| Currents: Oscillator Output | 12 |  | - | 5.8 | - | mA | 4c |
| APC Output | 111.112 |  | - | 1.45 | - |  | 4b |
| ACC Output | ${ }_{115}{ }^{1} 16$ |  | - | 1.45 | - |  |  |

## Dynamic Characteristics

| Oscillator Outputs: <br> Terminal No. 2 | $\mathrm{~V}_{2}$ | $\mathrm{~S}_{1}$ in position 1 | 0.75 | 1.0 | - |  | 5 |
| :--- | :---: | :--- | :--- | :--- | :--- | :--- | :---: |
| Terminal No. 3 | $\mathrm{~V}_{3}$ | $\mathrm{~S}_{1}$ in position 2 | 0.75 | 1.0 | - | $\mathrm{V}_{\mathrm{p}-\mathrm{p}}$ |  |
| ACC Detected Output | $\mathrm{V}_{16}-\mathrm{V}_{15}$ | $\mathrm{~S}_{1}$ in position 1 | 115 | 150 | - | mV | 5 |
| Oscillator Pull-In Range | - |  | - | $\pm 400$ | - | Hz | 5 |



## Linear Integrated Circuits

## CA3070, CA3071, CA3072 Types



Fig. 5 - CA3070 Dynamic test circuit.

## Dynamic Test Initial Adjustments

1. APC ADJUST: With S 2 in "OFF" position adjust the "APC ADJ" potentiometer to set oscillator frequency at $3.579545 \mathrm{MHz} \pm 25 \mathrm{~Hz}$. With S 1 in position 1 measure frequency at terminal No. 2 output, using crystal probe shown in Fig. 6.
2. ACC ADJUST: With S 2 in "OFF" position adjust "ACC ADJ" potentiometer to give an ACC output reading of $0 \pm 2 \mathrm{mV}$.


## Procedure to Pull-in Range Measurement

1. Set S1 in position 1 and connect the crystal probe to terminal No. 2.
2. Turn S2 to "OFF" and set "APC ADJ." arm to ground.
3. Turn S2 to "ON" and gradually adjust "APC ADJ" until oscillator "locks" as witnessed by a sharp increase in ACC output voltage between terminal Nos. 15 and 16.
4. Turn S2 to "OFF" and adjust capacitor Cp of crystal probe for maximum deflection on Ballantine Meter.
5. Switch Ballantine meter to "Amplifier" position and read oscillator frequency on counter.
6. Repeat steps $2-5$ with "APC ADJ" arm set to terminal No. 10 instead of to ground.

Fig. 6 - Crystal probe for frequency measurements.

## CA3071 Chroma Amplifier



The CA3071 is a combined two-stage chroma amplifier and functional control circuit. The input signal is received from the video amplifier and applied to terminal No. 2 of the input amplifier stage. The first amplifier stage is part of the ACC system and is controlled by differential adjustment from the ACC input terminal Nos. 1 and 14. The output of the 1 st amplifier is directed to terminal No. 6 from where the signal may be applied to the ACC detection system of the CA3070 or an equivalent circuit. The output at terminal No. 6 is also applied to terminal No. 7 which is the input to the 2 nd amplifier stage. Another output of the 1 st amplifier at terminal No. 13 is directed to the killer adjustment circuit.

The dc voltage level at terminal No. 13 rises as the ACC differential voltage decreases with a reduction in the burst amplitude. At a pre-set condition determined by the killer adjustment resistor the killer circuit is activated and causes the 2nd chroma amplifier stage to be cut off. The 2nd chroma amplifier stage is also gain controlled by the adjustment of dc voltage at terminal No. 10. The output of the 2nd chroma amplifier stage is available at terminal No. 9. The typical output termination circuit that is shown, provides differential chroma drive signal to the demodulator circuit. Both amplifier outputs utilize emitter-followers with short-circuit protection.

MAXIMUM RATINGS, Absolute Maximum-Values at $T_{A}=25^{\circ} \mathrm{C}$

| DC Supply Voltage (Terminal 8 | Maximum <br> Cu |  |  | nt Ratin | $T_{A}=+2$ <br> oltage* |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device Dissipation: <br> Up to $T_{A}=+70^{\circ} \mathrm{C} \ldots \ldots \ldots . . . .$. | Terminal No. | $\begin{gathered} 11 \\ \mathrm{~mA} \end{gathered}$ | $\begin{aligned} & 10 \\ & \mathrm{~mA} \end{aligned}$ | Terminal No. | MIN VOLTS | MAX VOLTS |
| Above $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$.... Derate Linearly at $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 1 | 5 | 1.0 | 1 | -5 | +15 |
| Ambient Temperature Range: $-40 \text { to }+85 \quad{ }^{\circ} \mathrm{C}$ | 2 | 5 | 1.0 | 2 | -5 | +5 |
| Storage . . . . . . . . . . . . . . . . . 65 to $+150 \quad{ }^{\circ} \mathrm{C}$ | 3 | 10 | 10 | 3 | 0 | +2 |
| Lead Temperature (During Soldering) : | 6 | 1.0 | 20 | 6 | 0 | +24 |
| At distance $1 / 32$ in ( 3.17 mm ) | 7 | 5 | 1.0 | 7 | -5 | +5 |
| from seating plane for $10 \mathrm{~s} \mathrm{max}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}. \mathrm{}+$.265 C | 9 | 1.0 | 20 | 8 | 0 | +30 |
|  | 12 | 1.0 | 5 | 9 | 0 | +24 |
|  | 14 | 5 | 1.0 | 10 | 0 | +24 |
|  | * With reference to terminal No. 4 and with +24 V on terminal No. 8 except for the rating given for terminal |  |  | 11 | 0 | +24 |
|  |  |  |  | 12 | 0 | +20 |
|  |  |  |  | 13 | 0 | +20 |
|  |  |  |  | 14 | -5 | +15 |

Linear Integrated Circuits

## CA3070, CA3071, CA3072 Types

ELECTRICAL CHARACTERISTICS, at TA $=25^{\circ} \mathrm{C}$

| CHARACTERISTICS | SYMBOLS <br> (Measure) | SPECIAL TEST CONDITIONS | LIMITS |  |  | UNITS | CURVES\& TESTCIRCUITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CA3071 |  |  |  |  |
|  |  |  | MIN. | TYP. | MAX |  | FIG. |


| Voltages Bias Reference Terminal |  |  |  |  |  | V | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $v_{12}$ | $S_{1}$ Open, $S_{2}$ Open | - | 173 | - |  |  |
| Ampl. No 1 Chroma Input | $\mathrm{V}_{2}$ | $\mathrm{S}_{1}$ Open, $\mathrm{S}_{2}$ Open | - | 175 | - |  |  |
| Ampl. No. 1 Chroma Output Balanced | $V_{6}$ | $\mathrm{S}_{1}$ Open, $\mathrm{S}_{2}$ Open | - | 20 | - |  |  |
| Unbalanced | $\mathrm{V}_{6}$ | $\mathrm{S}_{1}$ Open, $\mathrm{S}_{2}$ Closed | - | 135 | - |  |  |
| Ampl. No. 2 Chroma Input | $V_{7}$ | $S_{1}$ Open, $S_{2}$ Open | - | 1.5 | - |  |  |
| Ampl. No 2 Chroma Output | $V_{9}$ | $\mathrm{S}_{1}$ Closed, $\mathrm{S}_{2}$ Open | - | 20.6 | - |  |  |
| Supply Current | ${ }^{1 T}$ | S1 Open, $\mathrm{S}_{2}$ Open | 17 | 24.5 | 31 | mA |  |

Dynamic Characteristics

| Amplifier No. 1 Voltage Gain | Av1 | $\mathrm{E}_{9}=30 \mathrm{mV}$ RMS Measure $\mathrm{v}_{6}$ | 14 | - | - | d8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Amplifier No. 2 Voltage Gain | Av2. | $\mathrm{V}_{\mathrm{g}}=1.0 \mathrm{~V}$ (RMS) Meesure v 7 | - | 14 | - | d8 |  |
| Max. Chroma Output Voltage | v9 |  | - | 2 | - | $V_{\text {RMS }}$ | 13 |
| 10\% Chroma Gain Control Reference Voltage | $V_{8}-V_{10}$ | $E_{g}=50 \mathrm{mV}$ RMS. adjust Chroma Gain Control to Change $\mathbf{v}_{\mathbf{g}}$ to 10\% of Maximum Chroma Output | 2.1 | 3.8 | 6.8 | V | 9 |
| Output Voltage, Killer Off | ${ }^{\mathbf{v}} 9$ | $\mathrm{S}_{1}$ in Position 2 <br> $\mathrm{E}_{\mathrm{g}}=50 \mathrm{mV}$ RMS, adjust "Killer <br> Adjust" for an abrupt decrease in $V_{9}$ | - | - | 12 | mV RMS |  |
| Output Voltage, Chroma Off | $v_{9}$ | $E_{g}=50 \mathrm{~m} V_{\text {RMS }}$ adjust Chroma control to min . Chroma Output | - | - | 12 | mV RMS |  |
| Bandwidth: Amplifier No. 1 | BW |  | - | 12 | - | MHz | 11. 12 |
| Amplifier No. 2 |  |  | - | 30 | - |  |  |
| Ampl. No. 1 Input Impedance | ril |  | - | 2 | - | kS | 9 |
|  | c; 1 |  | - | 4 | - | pF |  |
| Ampl. No. 1 Output Impedance | $\mathrm{ra}^{\prime}$ |  | - | B5 | - | S 2 |  |
| Ampl. No. 2 Input Impedance | $\mathrm{r}_{\mathrm{i}} 2$ |  | - | 2.1 | - | ks2 |  |
|  | $\mathrm{c}_{\mathrm{i}} 2$ |  | - | 35 | - | pF |  |
| Ampl. No. 2 Output Impedance | $\mathrm{r}_{0}{ }^{2}$ |  | - | B5 | - | S |  |



92CS-17580RI

Fig. 8 - Static characteristics test circuit-CA3071.


Fig. 9 - Dynamic characteristics circuit-CA3071.


Fig. 10-Schematic diagram for CA3071.


Fig. 11 - CA3071 Wideband amplifier circuit.


Fig. 12 - Frequency response for wideband amplifier CA3071.


Fig. 13 - Typical CA3071 wideband amplifier linearity

## Linear integrated Circuits

## CA3070, CA3071, CA3072 Types CA3072 Chroma Demodulator



Fig. 14 - Functional diagram of RCA-CA3072.

The CA3072 has two sets of synchronous detectors with matrix circuits to achieve the R-Y, G-Y, and B-Y color difference output signals. The chroma input signal is applied to terminal Nos. 3 and 4 while the oscillator injection signal is applied to terminal Nos. 6 and 7. The color difference signals, after matrix, have a fixed relationship of amplitude

## MAXIMUM RATINGS, Absolute Maximum-Values at $T_{A}=250 \mathrm{C}$


and phase nominally equal dc voltage levels. The outputs of the CA3072 are suitable for driving high level color difference or R, G, B output amplifiers. Emitter-follower output stages used to drive the high level color amplifiers have short-circuit protection.


Fig. 15 - Static characteristics test circuit-CA3072.


Fig. 16 - Dynamic characteristics test circuit for C. 43072.

ELECTRICAL CHARACTERISTICS, at $T_{A}=25^{\circ} \mathrm{C}$ and $\mathbf{V}^{+}=+24 \mathrm{~V}$ unless otherwise specified

| CHARACTERISTICS | SYMBOLS | SPECIAL. TEST CONDITIONS | LIMITS <br> CA3072 |  | UNITS | CIRCUITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. TYP. | MAX. |  | FIG. |

Static Characteristics

| Supply Current With Output Loads | IT | S1 Closed | 16.5 | - | 26.5 | mA | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| With No Output Loads |  | S1 Open | - | 9 |  |  |  |
| G-Y, R-Y, B-Y Outputs | $V_{9}, V_{11}, V_{13}$ | S1 Closed | 13.2 | 14.7 | 15.8 | V |  |
| Chroma inputs | $V_{3} . V_{4}$ | $S_{1}$ Open | - | 3.3 | - |  |  |
| Reference Subcarrier | $V_{6} . V_{7}$ | S1 Open | - | 6.2 | - |  |  |




## Linear integrated Circuits

CA3070, CA3071, CA3072 Types Application Information

## TYPICAL APPLICATION CIRCUIT FOR THE CHROMA SYSTEM

The circuit of Fig. 18 is a complete signal processing system for color TV. The RCA types CA3070, CA3071 and CA3072 monolithic integrated circuits are respectively used as the subcarrier regenerator, chroma amplifier, and chroma demodulator.

The input to the system is the chroma signal which may be taken from the first or second video stage and is coupled into the CA3071 chroma amplifier through a bandpass filter. The outputs from the system are the color difference signals which are intended to drive high level amplifiers. Luminance mixing may be external to the picture tube or, the difference signals may be amplified and applied to the picture tube grid or cathode, where they are internally mixed with the luminance signal.

Other input requirements to the system are the power supply voltage of +24 volts and the horizontal keying pulse. The power supply voltage should be maintained within $\pm 3$ volts of the recommended value of +24 volts. The total current for the system is approximately $\mathbf{7 0}$ milliamperes. The horizontal keying pulse input to the subcarrier regenerator is approximately +4 volts peak and centered on the burst as seen at terminal Nos. 13 and 14 of the CA3070. The pulse width should be maintained as close as possible to the recommended value of 4.5 microseconds.

## CA3070 Circuit Operation

The CA3070 circuit as shown in Fig. 3, consists of an oscillator, automatic phase control (APC) detector, automatic chroma control (ACC) detector, gated oscillator output amplifier and a shunt regulator. The shunt regulator provides the necessary bias stability for the 3.579545 MHz oscillator, as well as the bias to all functions of the CA3070 circuit. The regulation voltage is nominally +12 volts as measured at terminal No. 10.


Fig. 18 - Typical chroma system for color-TV receivers utilizing RCA-CA3070, CA3071, and CA3072.

The APC and ACC detectors are synchronous detectors which are keyed by the horizontal input pulse. This form of detection eliminates the need for a burst separator as an individual amplifier stage. When a positive pulse is present at terminal No. 4, the oscillator output is cutoff and the oscillator drive signal is diverted to the APC and ACC detectors. Referring to Fig. 3, the APC detector ( $\mathrm{O}_{9}$ \& $\mathrm{Q}_{10}$ ) and the ACC detector ( $\mathrm{O}_{5} \& \mathrm{Q}_{6}$ ) are emitter driven from the oscillator transistor $\left(\mathrm{Q}_{17}\right)$, when the oscillator output amplifier transistors $\left(\mathrm{O}_{2} \& \mathrm{Q}_{3}\right)$ are cutoff. The chroma signal is applied to terminal Nos. 13 and 14. There is oscillator current drive to the APC and ACC detectors during the keying interval; burst separation is effectively accomplished by the gating action of the detectors. A further advantage of the keying action is the high gain made possible as a result of the low average current flow of the APC and ACC detectors. High resistor values of 62 kilohms at the detector output terminals provide proper detector bias consistent with the duty factor of the keying pulse. For a wider keying pulse, it is necessary that smaller values of detector load resistors be used.
In the absence of the keying pulse (line period), the resistor, $\mathbf{R}_{\mathbf{2 0}}$, biases the oscillator's output amplifier transistors ( $\mathbf{O}_{\mathbf{2}}$ \& $\mathrm{O}_{3}$ ) on by keeping their emitters at a higher potential than the base bias voltages of $\mathrm{O}_{5}, \mathrm{Q}_{6}, \mathrm{Q}_{9}$, and $\mathrm{O}_{10}$. The 3.58 MHz signal is now present at terminal Nos. 2 \& 3. Photographs of oscilloscope traces for one line period at the terminal Nos. 1, 2, and 3 are shown in Fig. 19 The effect of the keying pulse is shown in Fig. 19a, and the cutoff of the oscillator output amplifier is shown in Fig. 19b and 19c.

The oscillator section of the CA3070 consists of the loop formed by $\mathrm{Q}_{18}$ and the emitter driven differential pair, $\mathrm{Q}_{13}$ \& $Q_{14}$. The signal output from terminal Nos. $7 \& 8$ is coupled through the series tuned crystal circuit back through terminal No. 6 to $Q_{16} \& \mathrm{Q}_{17}$. The collector of $\mathrm{Q}_{17}$ drives the oscillator output amplifier and the APC \& ACC detectors. $Q_{17}$ is emitter coupled to transistor $Q_{18}$. The oscillator frequency and phase control is accomplished by the differential drive from the APC detector to transistors $\mathrm{O}_{12} \& \mathrm{O}_{15}$ which control the balance of $\mathrm{O}_{13} \& \mathrm{O}_{14}$. The resulting phase of the feedback loop is determined by the relative amplitudes of the oscillator output signal at terminal Nos. 7 and 8. The 65 pF capacitor between terminal No. 7 and 8 provides the phase shifting component as the balance of $\mathrm{Q}_{13}$ and $\mathrm{Q}_{14}$ is varied. In this way the APC detector controls the crystal frequency at which the phase shift is cancelled in the feedback loop.

The controls for the CA3070 subcarrier regenerator circuit are the APC balance, the ACC balance, and the hue control. The hue control is a dc balance adjustment of the oscillator output amplifier transistors $\mathrm{O}_{2} \& \mathrm{O}_{3}$. A phase delay network between the output terminals Nos. $2 \& 3$ determines the range of the hue control, which for the value shown in Fig. 18 , is approximately $90^{\circ}$.
The ACC adjustment sets the initial balance of the ACC drive to the input of the CA3071 in Fig. 18 (terminal Nos. 1 and


Fig. 19(a) - CA3070 terminal No. 1 7.5 V oscillator "gate off" pulse.


Fig. 19(b) - CA3070 terminal No. 2, $3.5 V_{p-p}$ oscillator output; one horizontal line, (gated off during burst).


Fig. 19(c) - CA3070 terminal No. 3, 2.0 Vp-p oscillator output; one horizontal line, (gated off during burst).

14 of the CA3071). The APC is a frequency adjustment of the oscillator through the balance control of the APC detector.
As a setup adjustment, for both the ACC and APC, switch S1 is opened and S 2 is closed. The chroma input to the system is removed and the dc voltage at terminal No. 6 of the CA3071 is noted. The switch S2 is then opened and the ACC adjusted to set the voltage at terminal No. 6 to that previously noted. Alternatively, the differential dc voltage at terminal Nos. 15 \& 16 of the CA3070 may be set to $0 \mathrm{mV}( \pm 2 \mathrm{mV})$ when S1 and S2 are open, and the CA3071 is removed from the circuit.
With the chroma signal still removed, the APC adjustment sets the frequency of the oscillator to 3.579545 MHz . Due to the gated off interval, a counter will not accurately record the frequency at the oscillator output amplifier terminals. Two simple and accurate methods are as follows: (1) a buffered crystal filter circuit, connected to the oscillator output amplifier terminals will continue to ring and fill the gated off window providing the proper interface to a counter; (2) the other method involves monitoring the demodulated output at the color difference output terminals

## Linear Integrated Circuits

## CA3070, CA3071, CA3072 Types

of the CA3072. A zero beat signal, at the color difference outputs may be seen on an oscilloscope.

When these adjustments are made, similar oscilloscope traces should be seen as shown in Fig. 20.


Fig. 20(a) - CA3070 terminal No. 6, oscillator waveform $1.1 \mathrm{~V}_{p-p} 3.58 \mathrm{MHz}$.


Fig. 20(b) - CA3070 terminal No. 7, oscillator waveform 1.4 $\mathrm{V}_{\mathrm{p}-\mathrm{p}} 3.58 \mathrm{MHz}$.


Fig. 20(c) - CA3070 terminal No. 8, oscillator waveform $1.6 \mathrm{~V}_{p-p} 3.58 \mathrm{MHz}$.

## CA3071 CIRCUIT OPERATION

The CA3071 is the basic amplifier and control circuit of the chroma system. It contains the gain control functions of the ACC loop, the color killer, and the dc chroma gain control. The CA3071 is a wide band amplifier having two stages of voltage gain. Curves of frequency-response and linearity are shown in Figs. 12 \& 13 for the wideband circuits shown in Fig. 11. This is the same basic amplifier as the one in the system shown in Fig. 18 except for the omission of the tuned circuits and the ACC loop connection. The amplifiers have bandwidths of greater than 10 MHz . and are usable well beyond 30 MHz . The signal swing of the wide band amplifier is in excess of $5 \mathrm{~V}_{\mathrm{p}-\mathrm{p} \text {., even with the typical load coupling as }}$ shown in Fig. 18. Fig. 21 (a, b and c) show the oscilloscope traces for an NTSC signal at the chroma input. The overall frequency-response curves are shown in Fig. 22.
CA3071 operation is as follows (Refer to Figs. $10 \& 18$ ). The input chroma signal is applied to terminal No. 2. This signal is amplified in a cascode differential circuit from $Q_{10}$ to $Q_{12}$


Fig. 21(a) - CA3071 chroma input $1.25 \mathrm{~V}_{p-p}$; one horizontal line of NTSC input signal.


Fig. 21(b)-CA3071 terminal No. 6, amplifier No. 1 chroma output $2.3 V_{p-p i}$ one horizontal line for $1.25 V_{p-p}$ chroma input


Fig. 21(c) - CA3071 terminal No. 9, amplifier No. 2 chroma output $5.5 \mathrm{~V}_{p-p}$; one horizontal line for $1.25 \mathrm{~V}_{p-p}$ chroma input


Fig. 22(a) - Frequency response sweep curve between terminal Nos. 2 \& 6 for CA3071. $f=250 \mathrm{KHz} / \mathrm{div}$.


Fig. 22(b) - Frequency response sweep curve between terminal No. 2 of CA3071 and terminal No. 3 of CA3072. $f=250 \mathrm{KHz} / \mathrm{div}$.
and the output is an emitter follower, $\mathrm{Q}_{14}$ (Terminal No. 6.) The signal is divided in the $\mathrm{O}_{9} \& \mathrm{Q}_{12}$ differential amplifier, depending on the applied ACC error signal amplitude at terminal Nos. 1 \& 14. The ACC error signal is derived from terminal Nos. 15 \& 16 of the CA3070 and after filtering, is applied to terminal Nos. 1 \& 14 of the CA3071.

At low signal drive, the 390 kilohm resistor at switch S 1 (normally closed) unbalances the differential amplifier for high signal gain through $\mathbf{Q}_{12}$. As the burst level at the chroma input increases, the ACC drive changes differentially in a positive direction at terminal No. 14 and a negative direction at terminal No. 14 and a negative direction at terminal No. 1. At strong signal levels the gain is reduced by diverting the balance of ac current in the differential amplifier from $Q_{12}$ to $Q_{9}$, which is shunted to ac ground at terminal Nos. 12 and 13. The ACC loop is completed through the chroma signal at terminal No. 6 of the CA3071 to terminal No. 14 (input) of the CA3070. A typical ACC characteristic is shown in Fig. 23.

The chroma signal is buffer connected from terminal No. 6 to terminal No. 7 of the CA3071 and is amplified in the 2nd


Fig. 23 - Typical ACC characteristics for chroma system of Fig. 18
stage of voltage gain. Both the color killer adjustment and the dc chroma gain control are applied to the 2nd stage to control the chroma output at terminal No. 9. The color killer section of the CA3071 is a Schmitt trigger \& amplifier circuit consisting of transistors $\mathbf{Q}_{1}, \mathbf{Q}_{2}$ and $\mathbf{Q}_{3}$. Under maximum chroma output conditions, the diode $\mathrm{D}_{2}$ is reversed biased, and the signal path is through $\mathrm{Q}_{15}, \mathrm{Q}_{4}$ and $\mathrm{Q}_{5}$ to terminal No. 9. When the color killer circuit is actuated, or the chroma gain control is adjusted to a higher positive voltage at terminal No. 10, the anode voltage of diode $\mathrm{D}_{2}$ is increased to draw current from the signal path at the emitter of $\mathrm{O}_{4}$. This decreases the chroma gain as the potential at terminal No. 10 is increased. When the potential at terminal No. 10 is the same as terminal No. 8, the chroma output at terminal 9 is cutoff.

The color killer circuit provides an abrupt voltage swing at the anode of $D_{2}$ to cutoff the chroma output when the Schmitt trigger circuit is forward biased at terminal No. 13. In the circuit of Fig. 18, the color killer adjustment is a resistance divider circuit which establishes the threshold of burst level at which the killer operates the chroma amplifier.

## CA3072 CIRCUIT OPERATION

The CA3072 is a chroma demodulator having full color difference signal demodulation capability. The chroma signal is applied to terminal Nos. $3 \& 4$ and the reference subcarrier signal is applied to terminals Nos. 6 \& 7 of the CA3072. The output color difference signals are B-Y at terminal No. 13, R-Y at terminal No. 11, and G-Y at terminal No. 9. The typical level of differential chroma drive required at terminal Nos. $3 \& 4$ is $400 \mathrm{mV}_{\mathrm{p} \text {-p }}$. The amplitude of chroma at terminal No. $6 \& 7$ is approximately 1.0 volt at $104^{\circ}$ relative phase difference which results in a B-Y output amplitude of $5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$. The voltages of the R-Y \& G-Y outputs are at 3.8 and $1.0 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ respectively, when there is $5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ output at B-Y. These comparative signals are based upon a complete phase rotation of the chroma relative to the subcarrier signal reference. The relative demodulation phase and amplitude ratios of the Fig. 18 circuit are shown in the oscilloscope trace, photographs of Fig. 24. Using the hue control setting for B-Y phase at the B-Y output, the G-Y color-difference signal is approximately $-104^{\circ}$ and the R-Y color-difference signal is approximately $+106^{\circ}$. Since the amplitude ratios are a function of the applied signal phase relationship, the NTSC color difference output signals are shown here primarily for phase reference conditions.


Fig. 24(a) - CA3072 - terminal No. 3 or 4, chroma input signal, 220 mV p-p,one horizontal line


Fig. 24(b) - CA3072 - terminal No. 6 or 7, reference subcarrier $1.2 V_{p-p, 0 n e}$ horizontal line

## Linear Integrated Circuits

## CA3070, CA3071, CA3072 Types



Fig. 24(c) - CA3072 terminal No. 13, $4.8 v_{p-p} B-Y$ output, one horizorital line


Fig. 24(d) - CA3072 - terminal No. 9, 1.2 vp-p G-Y output, one horizontal line


Fig. 25 (a) - Circuit layout and template (printed circuit board) for TV chroma system CA3070, CA3071, and CA3072.

(b) - Printed circuit board template (same size).


## TV Chroma Amplifier/ Demodulator

Provides Complete System for Processing Chroma
When Used with RCA-CA3070 or CA3170

## FEATURES:

- Excellent linearity in dc chroma gain-control circuit
- Improved filtering resulting in reduced 7.2 MHz output from the color demodulators
- Current limiting for short-circuit protection
- Good tolerance to B+ supply variations
- Good temperature coefficient stability

The RCA-CA3121E is a monolithic silicon integrated circuit chroma amplifier/demodulator with ACC and killer control for color-TV receivers. It is designed to function compatibly with the CA3070 or CA3170 in a two-package chroma system. Figs. 5 and 6 show a functional block diagram and the outboard circuitry of a typical two-package chroma
system incorporating the CA3121E and CA3170, respectively.

The CA3121E is supplied in a 16 -lead dual-in-line plastic package.


Fig. 1 - Functional block diagram of the CA3121E.

## Linear Integrated Circuits

## CA3121E

MAXIMUM RATINGS, Absolute-Maximum Values at $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\mathbf{\circ}} \mathbf{C}$
Supply Voltage
Device Dissipation:


Fig. 2 -Typical ACC plot for the CA3121E when used with the CA3070.


Fig. 3 - Typical characteristics test circuit for the CA3121E.

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ and Reference to Test Circuit (Fig. 3)

| CHARACTERISTIC, TERMINALMEASURED, AND SYMBOL | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Current $\mathrm{I}_{\mathrm{T}}$ | - | - | 40 | 50 | mA |
| Input Sensitivity $\quad \mathrm{V}_{2}$ | Vary Eg; set $\mathrm{V}_{4}$ for 55 mV RMS | 6 | 10 | 15 | mV RMS |
| Second-Stage Sensitivity $\mathrm{V}_{4}$ | Vary Eg; set $\mathrm{V}_{11}$ for 2 V RMS | 25 | 55 | 100 | mV RMS |
| Output Voltage (Killer off) $\quad \mathrm{V}_{11}$ | Switch Position: S1=2, S2=2, S3=2 Adjust killer potentiometer until output drops | - | - | 70 | mV RMS |
| Demodulator Characteristics: |  |  |  |  |  |
| Output Voltages $v_{9}, v_{10}, v_{11}$ | - | 13 | 14.3 | 15.6 | V |
| DC Output Balance <br> (Between any 2 outputs) | - | -0.6 | - | +0.6 | V |
| Unbalance $\mathrm{V}_{9}, \mathrm{~V}_{10}, \mathrm{~V}_{11}$ | $\mathrm{Eg}=0 ;$ Swith Position: $S 1=1, S 2=1, S 3=1$ | - | - | 0.8 | Vp-p |
| Relative Outputs-$R-Y \quad V_{10}$ | $\begin{aligned} & \text { Vary Eg; set } \mathrm{V}_{11} \text { for } 2 \mathrm{~V} \\ & \text { RMS } \end{aligned}$ | 1.4 | 1.52 | 1.68 | V RMS |
| G-Y V9 |  | 0.3 | 0.4 | 0.5 | V RMS |
| Relative Phase- $R \cdot Y \quad V_{10}$ | Vary Eg; set $\mathrm{V}_{11}$ for 2 V RMS; read phase of $V_{10}$ and $V_{9}$ <br> with $\mathrm{V}_{11}$ as reference | -101 | -106 | -111 | degrees |
| G-Y $\quad V_{9}$ |  | 112 | 104 | 96 | degrees |
| Max. Output Voltage $\mathrm{V}_{11}$ | $\mathrm{Eg}=750 \mathrm{mV}$ | 2.8 | - | - | V RMS |

## CIRCUIT OPERATION

The CA3121E consists of three basic circuit sections: (1) amplifier No.1, (2) amplifier No.2, and (3) demodulator. Amplifier No. 1 contains the circuitry for automatic chroma control (ACC) and color-killer sensing. The output of amplifier No. 1 (Terminal 3) is coupled to the Chroma Signal Processor (CA3070, CA3170 or equivalent) for ACC and automatic phase control (APC) operation and to the input of amplifier No. 2 (Terminal 4) containing the chroma gain control circuitry. The signal from the color-killer circuit in amplifier No. 1 acts upon amplifier No. 2 +o greatly reduce its gain.
The output from amplifier No. 2 (Terminal 14) is applied, through a filtering network, to the demodulator input (Terminal 13).

The demodulator also receives the R-Y and B-Y demodulation subcarrier signals (Terminals 7 and 8 ) from the oscillator output of the Chroma Signal Processor. The R-Y and B-Y demodulators and the matrix network contained in the demodulator section of the CA3121E reconstruct the G-Y signal to achieve the R-Y, G-Y, and B-Y color difference signals. These high-level outputs signals with low impedance outputs are suitable for driving high-level R, G, and B output amplifiers. Internal capacitors are included on each output to filter out unwanted harmonics. For additional operating information and signal waveforms, refer to Television Chroma System (utilizing RCA-CA3070, CA3071, CA3072), File No. 468.

## Linear Integrated Circuits

CA3121E


RESISTANCE VALUES ARE IN OHMS
92CL-20848R1
Fig. 4 - Schematic diagram of the CA3121E (cont'd on next page).


92CM-2273IRI
Fig. 5 - Simplified functional diagram of a two-package TV chroma system utilizing the CA3121E and CA3070 or CA3170 (cont'd on next page).


Fig. 4 - Schematic diagram of the CA3121E (cont'd from previous page).


Fig. 5 - Simplified functional diagram of a two-package TV chroma system utilizing the CA3121E and CA3070 or CA3170 (cont'd from previous page).

## Linear Integrated Circuits

CA3121E


Fig. 6 - Outboard circuitry of a typical two-package chroma system for color-TV receivers utilizing the CA3121E and CA3170.


RCA-CA3125E is a monolithic silicon integrated-circuit chroma demodulator having three separate demodulators with independent phase control. It is designed to function compatibly with the CA1398E IC Chroma Processor as well as other commercially available Chroma Processors in R-G-B Systems of color-TV receivers. Fig. 2 shows a functional block diagram of a 2-package TV Chroma System incorporating the CA3125E and CA1398E. The CA3125E is supplied in a 14-lead dual-in-line plastic package.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ SUPPLY VOLTAGE . . . . . . . . . . . . . . . . . . . . . . . . . . 25 V
SUPPLY CURRENT . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
AMBIENT-TEMPERATURE RANGE:
Operating $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 s max.


Fig. 1 - Functional block diagram of the CA3125E.

## CA3125E

TYPICAL STATIC CHARACTERISTICS AT $T_{A}=25^{\circ} \mathrm{C}$, $\mathrm{V}^{+}=+20 \mathrm{VOLTS}$
SUPPLY CURRENT . . . . . . . . . . . . . . . . . . . . . . . 9.6 mA
BRIGHTNESS CONTROL VOLTAGE:
Measured with 8 volts at
Terminals 11, 12, and 13
1.4 V

MAX. OUTPUT DIFFERENCE VOLTAGE:
Measured between any two of
Terminats 11, 12, and $13 \ldots .$.
MAXIMUM DC DETECTOR UNBALANCE VOLTAGE:
DC voltage shift on Terminals 11,12 , and 13
when Terminals 1, 2, and 3 are alter nately biased 0.5 volt positive, then negative with reference to Terminal $14 \ldots . . . . . . . .$. . . . . +150 mV

TYPICAL DYNAMIC CHARACTERISTICS AT TA $=25^{\circ} \mathrm{C}$, $\mathrm{V}^{+}=+20$ volts
BLUE CHROMA GAIN:
Peak-to-peak voltage at Terminal 11 with 1.0 volt peak-to-peak applied differentially between Terminals 6 and 7 , and with a subcarrier injection voltage of 1 volt peak-to-peak $7.36 V_{p-p}$
RED GAIN RATIO:
$\frac{\text { Peak-to-peak voltage at Terminal } 13}{\text { Peak-to-peak voltage at Terminal } 11} \times 100 \ldots . . .$.
GREEN GAIN RATIO:
$\frac{\text { Peak-to-peak voltage at Terminal } 12}{\text { Peak-to-peak voltage at Terminal } 11} \times 100$ $30 \%$

LUMINANCE GAIN:
Peak-to-peak voltage measured at Terminals 11,
12, and 13 , with a peak-to-peak voltage of 0.1 volt applied to Terminals 6 and 7 (common mode), and with no subcarrier injection
$0.7 \mathrm{Vp}-\mathrm{p}$


Fig. 2 - TV chroma system functional block diagram.


Fig. 3-Schematic diagram of the CA3125E.


RCA-CA31260 is a monolithic silicon integrated circuit designed for chroma processing applications in color TV receivers. It is compatible with the CA3067 chroma demodulator as well as other chroma demodulators.

## TV Chroma Processor

## Features:

- Phase-locked subcarrier regeneration utilizes sample-and-hold techniques
- Automatic chrominance control (ACC)/killer de tector employs sample-and-hold techniques
- Supplementary ACC with an overload detector to prevent oversaturation of the picture tube
- Sinusoidal subcarrier output
- Keyed chroma output
- Emitter-follower buffered outputs for low output impedance
- Linear de saturation control
- Internal zener-regulated reference potentials


Fig. 1-Block diagram of CA3126Q TV Chroma Processor.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$
DEVICE DISSIPATION:
Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 750 mW
Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C} \ldots . . . . . . . .$. . derate linearly $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
DC SUPPLY VOLTAGE (Across Terms. 5 and 12) ${ }^{\wedge} \ldots . . . . . .13 .2 \mathrm{~V}$
DC CURRENT:
Into Term. 12 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 mA

DC VOLTAGE (Terminal 9)
Negative Rating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -5 V
Positive Rating
3 V
AMBIENT TEMPERATURE RANGE:
Operating
-40 to $+85^{\circ} \mathrm{C}$
Storage: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering)
(At a distance not less than $1 / 32 \mathrm{in} .(0.79 \mathrm{~mm})$
from case for 10 seconds max.
$+265^{\circ} \mathrm{C}$
*This rating does not apply' when using the internal zener reference in conjunction with an external pass transistor.

## ELECTRICAL CHARACTERISTICS

Test Conditions: $T_{A}=25^{\circ} \mathrm{C}$, chroma control at maximum position for all characteristics tests except for chroma output test. For this test, control should be set at minimum position. Electrical characteristics referenced to test circuit.

| CHARACTERISTIC | TERMINAL, MEASUREMENT, AND SYMBOL | SWITCH POS. |  | CHROMA INPUT TP1 | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | S1 | S2 |  | Min. | Typ. | Max. |  |
| Static Characteristics |  |  |  |  |  |  |  |  |
| Voltage Regulator | $\mathrm{V}_{12}$. | 2 | 2 | 0 | 10.1 | 11.2 | $1 \cdot 2.1$ | V |
| Supply Current | 112 | 2 | 2 | 0 | 16 | 25 | 38 | mA |
| Dynamic Characteristics (See Note 1) |  |  |  |  |  |  |  |  |
| Pull-in Range* | $\mathrm{V}_{8}$ | * | 2 | $0.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | $\pm 250$ | - | - | Hz |
| Oscillator Output | $\mathrm{V}_{8}$ | 2 | 2 | 0 | 0.6 | 1.0 | - | $V_{p-p}$ |
| 100\% Chroma Output | $V_{15}$ | 1 | 2 | $0.5 V_{p-p}$ | 1.4 | 2.7 | - - | $V_{p-p}$ |
| Overload Detector | $\mathrm{V}_{15}$ | 1 | 1 | $0.5 \mathrm{~V}_{p-p}$ | 0.4 | - | 0.7 | $V_{p-p}$ |
| Minimum Çhroma Output | $\mathrm{V}_{15}$ | 1 | 2 | $0.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | - | - | 20 | $m V_{p-p}$ |
| 200\% Chroma Output | $\mathrm{V}_{15}$ | 1 | 2 | $1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | 70 | 100 | 140 |  |
| 20\% Chroma Output | $\mathrm{V}_{15}$ | 1 | 2 | $0.1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | 40 | - | 105 | $\begin{gathered} \text { 100\% } \\ \text { reading } \\ \hline \end{gathered}$ |
| Kill Level | $\mathrm{V}_{\text {TP1 }}$ | 1 | 2 | vary | 5 | - | 60 | $m V_{p-p}$ |

Note 1: Except for pull-in range testing, tune oscillator trimmer capacitor for free-running frequency of $3.579545 \mathrm{MHz} \pm 10 \mathrm{~Hz}$.
*Set Switch 1 to Position 2, detune oscillator $\pm 250 \mathrm{~Hz}$, set Switch 1 to Position 1, and check for oscillator pull-in.


Fig. 2 - Schematic diagram of the CA3126Q.


Fig. 2-Schematic diagram of the CA3126Q (cont'd).

## Linear Integrated Circults

## CA3126Q



Fig. 3-Test circuit for CA3126Q.

## CIRCUIT DESCRIPTION

The following paragraphs briefly describe the circuit operation of the CA3126Q (shown in Figs. 1 and 2). A detailed description of the operation of various portions of the CA31260 is given in ICAN-6247, "Application of the CA31260 Chroma-Processing IC Using Sample-and-Hold Techniques".
The chroma input is applied to Terminal 1 through the desired band-shaping network. A 2,450 -ohm resistor should be placed in series with Terminal 1 to minimize oscillator pickup in the first chroma amplifier. This amplifier supplies signals to the second chroma amplifier and to the ACC and AFPC detectors. The first chroma amplifier is gain-controlled by the ACC amplifier.

A horizontal keying pulse is applied to Terminal 9. This pulse must be present to ensure proper operation of the oscillator circuit. The subcarrier burst is sampled during the keying interval in the AFPC detector. The error voltage, produced at Terminal 2 and proportional to the burst phase, is compared to the quiescent bias voltage at Terminal 3 by the sample-andhold circuitry. This "compared" voltage controls the phaseshifting network in the phase-locked loop. The operation of the AFPC loop is independent of any external adjustments or voltages except for an initial capacitor adjustment to set the free-running frequency.

# TV/CATV Circuits CA3126Q 

The regenerated oscillator signal at Terminal 8 is applied internally to the AFPC and ACC detectors through +45 - and -45-degree phase-shifter networks to establish the proper phase relationship for these detectors. The ACC detector, which also samples the burst during the keying interval, produces a correction voltage proportional to the burst amplitude. The correction voltage is compared to the quiescent bias level using sample-and-hold circuitry similar to that used in the AFPC portion of the circuit. The "compared" voltage is applied internally to the ACC amplifier and killer amplifier. Because the amplifier gains and killer threshold are determined by the ratios of the internal resistors, these functions are independent of external voltages or controls.

The attenuated chroma signal is fed to the second chroma amplifier, where the burst is removed by keyer action. The killer amplifier, the chroma gain control, and the overload detector control the action of the second chroma amplifier, whose gain is proportional to the dc voltage at Terminal 16. The overload detector (Terminal 13) receives a sample of the chroma output (Terminal 15) and detects the peak of the signal. The detected voltage is stored in an external capacitor connected to Terminal 16. This stored voltage on Terminal 16 affects the gain of the second chroma in the same manner as the chroma gain control.

## APPLICATIONS INFORMATION

## General Considerations

The block diagram shown in Fig. 1 is typical of the type of circuit used in the practical application of the CA31260. Several items are critical for proper operation of the circuit. 1. A series resistor of approximately 2,450 ohms for high source impedance) must be used at the chroma input, Terminal 1. This high impedance minimizes pickup of unbalanced currents, particularly of the subcarrier oscillator signal.
2. When the overload detector is used, a large resistor (nominally 47,000 ohms) must be placed in series with Terminal 16 to set the required RC time constant. The same RC network series serves to set the killer time constant.
3. The setting of the free-running oscillator frequency requires the presence of the keying pulse. The free-running frequency will be erroneous if Terminal 1 is dc shorted during the setting operation because of the dc offset voltage introduced to the AFPC detector.
4. Care must be taken in PC board designs to provide reasonable isolation between the oscillator portion of the circuit (Terminals 6, 7, and 8) and the chroma input (Terminal 1).

## Overload Detector

The overload detector accomplishes two purposes:

1. It prevents oversaturation due to low burst-to-chroma ratios.
2. It prevents overload conditions due to noise.

Both of these conditions are discussed in more detail in iCAN-6247. The extent to which the overload detector is used depends upon the individual receiver design goals. If greater than 0.5 -volt peak-to-peak output is desired, the chroma output at Terminal 15 can be tapped to yield any desired degree of overload detector action.

## Chroma Gain Control

The chroma gain control operates by varying the base bias on current source transistor 025 . To ensure proper temperature tracking of the chroma gain control, it is essential that the control be operated from a supply source derived from the reference voltage at Terminal 12. Because the control operates from a current source, chroma gain is much more predictable and far less temperature sensitive than controls that steer current by means of a differential amplifier. The typical chroma gain characteristic for the CA3126Q is shown in Fig. 4.


Fig. 4-Chroma gain control.

## Subcarrier Regenerator Oscillator

The oscillator filter consists of a $3: 579545-\mathrm{MHz}$ crystal, a 680 -ohm resistor, and a $10-\mathrm{pF}$ capacitor connected in series across Terminals 6 and 7. A 33-pF capacitor, shunt connected from Terminal 7 to ground, rolls off higher-order harmonics, thereby preventing oscillation at the crystal third-harmonic frequency. A curve of the typical static phase error as a function of the free-running oscillator frequency is shown in Fig. 5. It should be noted that the slope of the curve determines the dc gain of the phase-locked loop, i.e., 40 Hz per degree.


Fig. 5-Static phase error

## Linear Integrated Circuits

## CA3126Q

Thermal Considerations
The circuit of the CA3126Q is thermally compensated to achieve the optimal operating characteristics over the normal operating temperature range of TV receivers. Figs. 6 and 7 show the oscillator- and chroma-output amplitudes and phases as a function of temperature (Terminals 8 and 15), respectively.

Both the oscillator- and chroma-output amplitudes and phases are measured relative to the chroma-input phase. The performance of the oscillator free-running frequency as a function of temperature is shown in Fig. 8. All the temperature plots are characteristic of the test circuit with the indicated component types and values given in Fig. 3.


Fig. 6-Amplitude and phase variations of oscillator, output vs. temperature


Fig. 7-Amplitude and phase variations of chroma output vs. temperature


9205-25003
Fig. 8-Variation of oscillator free-running frequency vs. temperature.


MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :
DC SUPPLY VOLTAGE (Between Terms. 5 and 12) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13.2 V
DEVICE DISSIPATION:
$\qquad$
Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ derate linearly $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT-TEMPERATURE RANGE:
$\qquad$
$\qquad$
LEAD TEMPERATURE (During soldering):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

## Linear Integrated Circuits

CA3137E


Fig. 1 - CA3137E terminal assignment.


92cs-26906
Fig. 2 - DC test circuit.


Fig. 3 - Functional diagram and typical dynamic test circuit.


Fig. 4 - CA3137E Schematic diagram

## CA3137E



Fig. 4 - CA3137E Schematic diagram.

## ELECTRICAL CHARACTERISTICS AT $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}^{+}=11.2 \mathrm{~V}$

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| STATIC (See Fig.2) |  |  |  |  |  |  |
| Supply Current | IT |  | - | 35 | 47 | mA |
| Reference Subcarrier Input | $\mathrm{V}_{16}$ |  | - | 6.7 | - | VDC |
| Oscillator Reference Inputs | $\mathrm{V}_{9}, \mathrm{~V}_{10}$ |  | - | 3.8 | - | VDC |
| R-Y, G-Y, B-Y Outputs | $V_{6}, V_{7}, V_{8}$ |  | - | 5 | - | VDC |
| Chroma Input | $\mathrm{V}_{3}$ |  | - | 1.2 | - | VDC |
| DYNAMIC (See Fig.3) |  |  |  |  |  |  |
| Tint and Sensitivity Limiting | $\mathrm{V}_{11}$ | $\mathrm{V}_{16}=200 \mathrm{mV}$ p-p@3.58 MHz | 200 | 300 | - | $m \vee p-p$ |
| Tint Limiting | $\mathrm{V}_{11}$ | $\mathrm{V}_{16}=800 \mathrm{mV}$ p-p@3.58 MHz | - | 425 | 600 | mVp-p |
| Tint Amplifier* Phase Reference | $\phi \mathrm{V}_{11}$ | $\begin{aligned} \mathrm{V}_{16}= & 400 \mathrm{mV} \mathrm{p}-\mathrm{p}, \\ & \text { Term. } 1=11.2 \mathrm{VDC} \end{aligned}$ | -35 | -25 | -15 | Degrees |
| Tint Control Range | $\Delta \phi_{11}$ | $\begin{gathered} \mathrm{V}_{16}=800 \mathrm{mV} \mathrm{p}-\mathrm{p}, \\ \text { Term. } 1=1.2 \mathrm{VDC} \end{gathered}$ | -130 | $-110$ | -80 | Degrees |
| Ratio G-Y to R-Y | $V_{7} / V_{6}$ | $\begin{aligned} & V_{16}=400 \mathrm{mV} p-\mathrm{p}, \\ & V_{3}=40 \mathrm{mV} \mathrm{p}-\mathrm{p} \end{aligned}$ | 28 | 33 | 38 | \% |
| Ratio B-Y to R-Y | $V_{8} / V_{6}$ |  | 108 | 120 | 132 | \% |
| Demodulated Chroma Output R-Y | $\mathrm{V}_{6}$ | $\begin{aligned} & V_{16}=400 \mathrm{mV} \mathrm{p}-\mathrm{p}, \\ & V_{3}=40 \mathrm{mV} p-\mathrm{p} \end{aligned}$ | 350 | 550 | - | mV p-p |
| Color Difference Output (Bandwidth at 3 dB ) |  | $\mathrm{V}_{3}=40 \mathrm{mV} \mathrm{p} \cdot \mathrm{p}$ | - | 900 | - | kHz |
| Maximum Color Difference Outputs: |  | $\begin{aligned} & V_{16}=400 \mathrm{mV} \mathrm{p}-\mathrm{p}, \\ & V_{3}=300 \mathrm{mVp-p} \end{aligned}$ |  |  |  |  |
| R-Y | $\mathrm{V}_{6}$ |  | 1.5 | 2.2 | - | $V_{p-p}$ |
| G-Y | $\mathrm{V}_{7}$ |  | 0.42 | 0.7 | - |  |
| B-Y | $\mathrm{V}_{8}$ |  | 1.6 | 2.65 | - |  |
| "Flesh Detector" Reference: |  | Set-Up: <br> Term. $2=1.6 \mathrm{~V}$ <br> Term. $1=11.2 \mathrm{~V}$ <br> Term. $16=400 \mathrm{mV}$ p-p <br> @ $0^{\circ}$ Reference Angle <br> Term. $3=40 \mathrm{mV} \mathrm{p}-\mathrm{p}$ <br> @ $10^{\circ}$ Reference Angle <br> $\mathrm{S}_{1}$ Closed (Term. 15 at GND) | Reference <br> Set-Up |  |  |  |
| "Flesh Detector": Phase | $\phi_{11}$ | Same Set-up except $\mathrm{S}_{1}$ open | - | 0 | - | Degrees |
| Amplitude | $\vee_{11}$ |  | - | 275 | - | \% |
| "Flesh Detector": <br> Phase | $\phi_{11}$ | Same Set-up except Term. 3 at $190^{\circ}$ angle | - | 0 | - | Degrees |
| Amplitude | $\mathrm{V}_{11}$ |  | - | 100 | - | \% |
| Small-Signal Output <br> Resistance (Terms.6,7,8) | $r_{0}$ |  | - | 50 | - | $\Omega$ |
| ```Small-Signal Input Resistance: Term.3``` | $\mathrm{r}_{\mathrm{i}}$ |  | - | 3 2.5 | - | $k \Omega$ |

* Phase angle of term. 11 referenced to term. 16 phase angle.
$\triangle$ Phase angle of term. 11 with term. $1=1.2 \mathrm{~V}$ minus phase angle of term. 11 with term. $1=11.2 \mathrm{~V}$.


## Linear Integrated Circuits

## CA3145E



# TV Chroma Amplifier/ Demodulator 

## Provides Complete System for Processing

 Chroma When Used with RCA-CA3158E
## FEATURES:

- Excellent linearity in de chroma gain-control circuit
- Improved filtering resulting in reduced 7.2 MHz output from the color demodulators
- Current limiting for short-circuit protection
- Good tolerance to $B+$ supply variations

The RCA-CA3145E is a monolithic silicon integrated circuit chroma amplifier/demodulator with ACC and killer control for color-TV receivers. It is designed to function compatibly with the CA3158E in a two-package chroma system. Figs. 4 and 5 show a functional block diagram and the outboard circuitry of a typical two-package chroma system incorporating the CA3145E and CA3158, respectively.

- Excellent temperature coefficient stability - Operation from +12 V supply

The CA3145E is supplied in a 16 -lead dual-in-line plastic package.


Fig. 1 - Functional block diagram of the CA3145E.

| MAXIMUM RATINGS, Absolute |  |
| :---: | :---: |
| SUPPLY VOLTAGE. | 15 V |
| DEVICE DISSIPATION: |  |
| Up to $\mathrm{T}_{A}=55^{\circ} \mathrm{C}$ | 1 |
| Above $\mathrm{T}_{A}=55^{\circ} \mathrm{C}$ | derate linearly $10.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| OPERATING TEMPERATURE RANGE | -40 to $+85^{\circ} \mathrm{C}$ |
| STORAGE TEMPERATURE RANGE | -65 to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (During Soldering) |  |
| At distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}$ (1.59 | $+265{ }^{\circ} \mathrm{C}$ |



TERMINAL ASSIGNMENT


Fig. 2 - Static characteristics test circult.

## LInear Integrated CIrcuits

## CA3145E

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V} 2=\mathrm{V} 16=8 \mathrm{~V}$,
$\mathrm{V} 1=\mathrm{V} 3=\mathrm{V} 4=\mathrm{V} 13=$ GND Unless otherwise specified (See Fig. 2)



Fig. 3 - Schematic diagram of the CA3145E (cont'd on next page).

## Circuit Description

The chrominance input signal applied to terminal 1 is amplified by the differential amplifier Q28- Q29. The output current of amplifier Q28-Q29 is applied to a second differential amplifier, Q3-Q4. The current division in Q3-Q4, and therefore the gain of each transistor, is determined by the automatic-chromacontrol (ACC) differential voltage applied to terminais 2 and 16 from a subcarrier regenerator, such as the CA3158G. As more current is shifted to Q4, the gain of this transistor is increased so that a larger signal is developed across resistor R8. At a preset condition of decreased current in Q3, the color killer (Q3-Q4) is activated. Terminal 15 is externally connected to an adjustable voltage-divider resistor network which is preset to the desired killer threshoid. When the current through Q3 is high, the terminal 15 voltage is low enough to be clamped by Z1, which prevents saturation of Q3. As the current is shifted from Q3 to Q4, the terminal 15 voltage rises, and eventually the Schmitt trigger (Q9-Q10) is triggered. This triggering action reduces the
second-stage current. The chroma signal at R8 is delivered to terminal 3 by the short-circult-protected emilter follower Q7.
Current for the first amplifier stage is derived from the internal $5.3-\mathrm{V}$ supply (Q26-Q27) and the current mirror (Q30-(Q31). The kliler threshoid is dependent upon this current, but the signal gain is substantlally controiled by the resistor ratlo of R8 and the Q28 and Q29 emitter resistor network.
The output from terminal 3 is applied to the second amplifier input (terminal 4). This signal is ampilified by the differentlal ampilifler Q36-Q37 and attenuated by the differential amplifier Q41-Q42. The output current fiows through terminal 14 to an external tuned load. The amount of current in this stage is determined by the value of R55 and the voltage across it. The voitage is provided by an internal blas supply to Q35 and Q38 for the Darlington differential amplifier. The secondampilfier gain is determined by the transconductance (gm) of the Q36-Q37 differential amplifier. The gain is approx-


Fig. 3 - Schematic diagram of the CA3145E (cont'd from previous page).

## Circuit Description (cont'd)

imately gm $_{L}$ where $R_{L}$ is the external load at terminal 14 and gm is determined by the current in the differential amplifier. The input is attenuated by a divider formed by an external resistor and R53. The divider circuit compensates for gain variations due to resistance variations in R55 where such variations also affect R53.
The varlable attenuation at the differentlal amplifier Q41-Q42 is the manual galn-control function. The differential control-voltage on the differential amplifier is not linearly related to the current divlsion (gain). In this system, the control voltage is derived from another differential pair, Q39-Q44, which develops a compensatIng characteristic based on the division current in that pair. The source of current for the control is the Q45-Q46 current mirror, which is
designed to provide a current that has little dependence upon $V_{b e}$ or beta. When terminal 6 is low, the voltage at the R19-R20 junction is such that the current from Q45 flows through Q41, which is the maximum-gain condition. As the terminal 6 voltage is raised, more and more of the Q45 current passes through Q44 and R19-R20, while more and more or the signal-carrying current is passed through Q42 to the supply. The diode D5 limits current flow in the event that terminal 14 is shorted to ground.
The negative R-Y and B-Y currents are combined in resistor values chosen to provide the correct signal gain for the G-Y output. The resistive ladder circuit is level-controlled by a current source from Q57 which applies the current required to set the correct level. The current sources are designed with equal-value emitter resistors to facilitate balancing.


Fig. 4 - Output circuitry of a typical two-package chroma system for color-TV receivers utilizing the CA3145E and CA3158E.

## Linear Integrated Circuits

## CA3145E



Fig. 5 - Simplified functional diagram of a two-package TV chroma system utilizing the CA3145E and CA3158E

## Single Chip TV Chroma Processor/Demodulator

## FEATURES:

- All chroma processing and demodulating circuitry on a single chip in a 24-lead plastic package
- Phase-locked subcarrier regeneration utilizing sample-and-hold techniques
- Supplementary ACC with overload detector to prevent over saturation of the picture tube

The RCA-CA3151E is a monolithic silicon integrated circuit that performs the complete chroma processor and demodulating functions for color TV. This simple chip contains all the features of the CA3126 chroma processor and the CA3137 chroma demodulator.

The CA3151E is supplied in the 24-lead dual-in-line plastic package.

- Linear dc controls for chroma gain and tint
- Dynamic "flesh correction"-corrects purple and green flesh colors without affecting primary colors
- Balanced chroma demodulators with low output impedance for direct coupling
- Internal rf filtering
- Requires few external components
- Low system dissipation-nominal 0.5 W


TERMINAL DIAGRAM

## Linear Integrated Circuits

## CA3151E

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}^{\boldsymbol{+}}=\mathbf{1 1 . 6} \mathrm{V}$


[^45] For other tests, frequency tuned to $3,579,545 \pm 10 \mathrm{~Hz}$. ** All input levels up to $2 \mathrm{Vp}-\mathrm{p}$


Fig. 1 - Functional diagram, static test circuit, and typical application circuit.


Fig. 2 - Dynamic test circuit.

## Linear Integrated Circuits

## CA3151E



Fig. 3 - "Flesh" correction of oscillator phase angle as a function of chroma input phase angle.


The RCA-CA3158E* is a monolithic silicon integrated circuit that performs the functions of subcarrier regeneration, ACC and APC detection, and tint control in color television receivers. It is designed to function compatibly with the CA3145E TV Chroma Amplifier/Demodulator in a 2-package chroma system.

The CA3158E is a TV Chroma System equivalent to the CA3170E except that the typical supply voltage is +12 volts and no internal shunt regulator is incorporated.

The CA3158E is supplied in the 16-lead dual-in-line plastic package.


Fig. 1 - Functional block diagram of CA3158E.

## Linear Integrated Circuits

## CA3158E

MAXIMUM RATINGS, Absolute-Maximum:



Fig. 2 - Simplified functional diagram of a two-package TV chroma system utilizing the CA3158E and CA3145E.

## CIRCUIT DESCRIPTION

The CA3 158 E is a complete subcarrier regeneration system with automatic phase control applied to the oscillator. An amplified chroma signal from the CA3145E is applied to terminals No. 13 and No. 14, which are the automatic phase control (APC) and the automatic chroma control (ACC) inputs. APC and ACC detection is keyed by the horizontal pulse which also inhibits the oscillator output amplifier during the burst interval. The ACC system uses a synchronous detector to develop a correction voltage at the differential output terminal Nos. 15 and 16. This control signal is applied to the input terminal Nos. 2 and 16 of the CA3145E. The APC system also uses a synchronous detector. The APC error voltage is internally coupled to the 3.58 MHz oscillator at balance; the phase of the signal at terminal No. 13 is in quadrature with the oscillator. To accomplish phasing requirements, an RC phase shift network is used between the chroma input and terminal Nos. 13 and 14. The feedback loop of the oscillator is from
terminal Nos. 7 and 8 back to No. 6. The same oscillator signal is available at terminal Nos. 7 and 8, but the dc output of the APC detector controls the relative signal levels at terminal Nos. 7 or 8 . Because the output at terminal No. 8 is shifted in phase compared to the output at terminal No. 7 , which is applied directly to the crystal circuit, control of the relative amplitudes at terminal Nos. 7 and 8 alters the phase in the feedback loop, thereby changing the frequency of the crystal oscillator. Balance adjustments of dc offsets are provided to establish an initial nosignal offset control in the ACC output, and a no-signal, on-frequency adjustment through the APC detector-amplifier circuit which controls the oscillator frequency. The oscillator output stage is differentially controlled at terminal Nos. 2 and 3 by the hue control input to terminal No. 1. The hue phase shift is accomplished by the external R, $L$, and $C$ components that couple the oscillator output to the demodulator input terminals. The CA3158E operates from a 12 -volt dc supply.


Fig. 3 - Outboard circuitry of a typical two-package chroma system for color-TV receivers utilizing the CA3145E and CA3158E.

## CA3158E

ELECTRICAL CHARACTERISTICS At $\mathbf{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{\boldsymbol{+}}=\mathbf{1 2} \mathrm{V}$ unless otherwise specified

| CHARACTERISTIC | SWITCH <br> NUMBERS |  |  | SPECIAL <br> TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | S1 | S2 | S3 |  |  |  |  |
|  | SWITCHPOSITIONS |  |  |  |  |  |  |
|  |  |  |  | Min. | Max. |  |
| STATIC (See Fig. 6) |  |  |  |  |  |  |  |
| Supply Current, $1^{+}$ | 1 | 1 | 1 |  |  | 12 | 24 | mA |
| Oscillator Current, $1_{2}$ | 1 | 2 | 1 |  | 4.25 | 8.55 |  |  |
| ACC Output Balance | 2 | 2 | 1 | Measure Term. 15 to 16 | -330 | 300 | mV |  |
| APC Output Balance | 2 | 2 | 1 | Measure Term. 11 to 12 | -450 | 450 |  |  |
| Oscillator Balance | 2 | 3 | 2 | Measure Term. 7 to 8 | $-330$ | 330 |  |  |
| DYNAMIC (See Fig. 8); $\mathrm{e}_{\mathrm{IN}}=0.4 \mathrm{~V}$ p-p sine wave |  |  |  |  |  |  |  |  |
| Oscillator Center Frequency, fo | 1 | 2 | 1 | Set R for $\mathrm{f}_{\mathrm{O}}=$ $3579545 \pm 5 \mathrm{~Hz}$ | - | - | Hz |  |
| Oscillator Frequency Deviation, $\mathrm{f}^{1} 1$ | 1 | 1 | 1 |  | -400 | 400 |  |  |
| Oscillator Frequency Deviation, $\left\|\Delta f_{\mathrm{O}}\right\|$ | 1 | 2 | 1 | $\mathrm{V}^{+}=12 \mathrm{~V} \pm 1 \mathrm{~V}$ | - | 175 |  |  |
| Oscillator Pull-In Range: <br> High Frequency Side Low Frequency Side | 1 | 2 | 2 | Osc. must pull-in and lock to elN at: $\begin{aligned} & f_{I N}=3.579745 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{IN}}=3.579345 \mathrm{MHz} \end{aligned}$ | $\begin{array}{r} 200 \\ -200 \\ \hline \end{array}$ | - |  |  |
| Dynamic ACC | 2 | 2 | 1 | Measure Term. 15 to 16 <br> Record value (V1) | -75 | 75 | mV |  |
| ACC Control | 2 | 2 | 2 | Measure Term. 15 to 16, Record <br> fiN $=3.579545 \mathrm{MHz}$ Value (V2) | Record Value (V2) |  |  |  |
| $\triangle$ ACC Control | - | - | - | Limits for $\triangle$ ACC Control $=V_{2}-V_{1}$ | 120 | 250 |  |  |
| Dynamic APC | 1 | 2 | 1 | Tap of R to ground | 1 | 12 | V |  |



Fig. 4 - Typical hue control characteristic.


Fig. 5 - Terminal diagram of the CA3158E.


RESISTANCE IN OHMS; CAPACITANCE IN $\mu$ F 92CM-31369
Fig. 6 - Static characteristics test circuit.


Fig. 7 -Schematic diagram.

## Linear integrated Circuits

## CA3158E



Fig. 8 - Dynamic characteristics test circuit.


## TV Chroma System

## FEATURES:

- Voltage-controlled oscillator
- Keyed APC and ACC detectors
- DC hue control
- Shunt regulator

The RCA-CA3170E is a monolithic silicon integrated circuit that performs the functions of subcarrier regeneration, ACC and APC detection, and tint control in color television receivers. It is designed to function compatibly with the CA3121E TV Chroma Amplifier/Demodulator in a 2package chroma system.

The CA3170E is a TV Chroma System of advanced design
that incorporates all the features of the CA3070E but with the added advantage of the modified Hue Control Characteristic. With the CA3170E, the designer can provide a front panel hue control that functions linearly over its entire range, a particularly desirable consumer feature.

The CA3170E is supplied in the 16 -lead dual-in-line plastic package.


Fig. 1 - Functional block diagram of CA3170E.

## Linear Integrated Circuits

## CA3170E

ELECTRICAL CHARACTERISTCS, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}^{+}=+24 \mathrm{~V}$ unless otherwise specified

| CHARACTERISTICS | SPECIAL TEST CONDITIONS |  | LIMITS | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CA3170G |  |  |
|  |  | MIN. | TYP. MAX. |  |

Static Characteristics

| Voltage: Hue Control, $\mathrm{V}_{1}$ |  | Fig. 7 |  |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator Input, $\mathrm{V}_{6}$ |  | $S_{1}$ CLOSED $\mathrm{S}_{3}$ OFF; $\mathrm{S}_{2}, \mathrm{~S}_{4}, \mathrm{~S}_{5}$ OPEN <br> See Fig. 8 | - | 2.6 | - |  |
| APC Input, $\mathrm{V}_{13}$ |  |  | - | 5.4 | - |  |
| Regulator, $\mathrm{V}_{10}$ | $\mathrm{V}^{+}=21 \mathrm{~V}$ |  | 11 | 12.3 | 13.5 |  |
| Regulator Change, $\mathrm{V}_{10}$ | $\mathrm{V}^{+}=27 \mathrm{~V}$ |  | -0.2 | - | +0.2 |  |
| Horizontal Key Input, $\mathrm{V}_{4}$ | $14=-10 \mu \mathrm{~A}$ |  | 5 | - | - |  |
| Currents: Oscillator Output, $\mathrm{I}_{2}$ | $S_{1}, S_{2}, S_{4}, S_{5} \text { CLOSED, }$ <br> $\mathrm{S}_{3}$ in position 2, See Fig. 8 |  | - | 5.8 | -- | mA |
| APC Output, $\mathrm{I}_{11} 1 \mathrm{I}_{12}$ | $S_{1}, S_{5}$ OPEN, $S_{2}, S_{4}$ CLOSED, $\mathrm{S}_{3}$ in position 1, See Fig. 8 |  | - | 1.45 | - |  |
| ACC Output, 115, 116 |  |  | - | 1.45 | - |  |

Dynamic Characteristics (See Figure 6)

| Oscillator Outputs: <br> Terminal No. 2, $\mathrm{V}_{2}$ | $\mathrm{~s}_{1}$ in position 1 | 0.75 | 1.0 | - | $\mathrm{V}_{\mathrm{p}-\mathrm{p}}$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Terminal No. 3, $\mathrm{V}_{3}$ | $\mathrm{~S}_{1}$ in position 2 | 0.75 | 1.0 | - |  |
| ACC Detected Output <br> $\mathrm{V}_{16} \cdot \mathrm{~V}_{15}$ | $\mathrm{~S}_{1}$ in position 1 | 115 | 150 | - | mV |
| Oscillator Pull- <br> In Range | $\mathrm{S}_{1}$ in position 1. | - | $\pm 400$ | - | Hz |



Fig. 2 Simplified functional diagram of a two-package TV chroma system utilizing the CA3170E and CA3121E.

## CIRCUIT DESCRIPTION

The CA3170E is a complete subcarrier regeneration sy stem with automatic phase control applied to the oscillator. An amplified chroma signal from the CA3121E is applied to terminals No. 13 and No. 14, which are the automatic phase control (APC) and the automatic chroma control (ACC) inputs. APC and ACC detection is keyed by the horizontal pulse which also inhibits the oscillator output amplifier during the burst interval. The ACC system uses a synchronous detector to develop a correction voltage at the differential output terminal Nos. $15 \& 16$. This control signal is applied to the input terminal Nos. $1 \& 16$ of the CA3121E. The APC system also uses a synchronous detector. The APC error voltage is internally coupled to the 3.58 MHz oscillator at balance; the phase of the signal at terminal No. 13 is in quadrature with the oscillator. To accomplish phasing requirements, an RC phase shift network is used between the chroma input and terminal Nos. 13 and 14. The feedback loop of the oscillator is from
terminal Nos. 7 and 8 back to No. 6. The same oscillator signal is available at terminal Nos. 7 and 8, but the dc output of the APC detector controls the relative signal levels at terminal Nos. 7 or 8 . Because the output at terminal No. 8 is shifted in phase compared to the output at terminal No. 7, which is applied directly to the crystal circuit, control of the relative amplitudes at terminal Nos. 7 and 8 alters the phase in the feedback loop, thereby changing the frequency of the crystal oscillator. Balance adjustments of dc offsets are provided to establish an initial nosignal offset control in the ACC output, and a no-signal, on-frequency adjustment through the APC detector-amplifier circuit which controts the oscillator frequency. The oscillator output stage is differentially controlled at terminal Nos. 2 and 3 by the hue control input to terminal No. 1. The hue phase shift is accomplished by the external R, $L$, and $C$ components that couple the oscillator output to the demodulator input terminals. The CA3170E includes a shunt regulator to establish a 12 -volt dc supply.

## MAXIMUM RATINGS, Absolute-Maximum:

```
DEVICE DISSIPATION:*
```

```
Up to \(\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 750 mW
```

```
Up to \(\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 750 mW
```




```
AMBIENT-TEMPERATURE RANGE:
```

AMBIENT-TEMPERATURE RANGE:
Operating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ}$ C
Operating . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ}$ C
Storage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
Storage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During soldering):
LEAD TEMPERATURE (During soldering):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ )
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ )
from case for 10 s max. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $+265{ }^{\circ} \mathrm{C}$

```
    from case for 10 s max. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(+265{ }^{\circ} \mathrm{C}\)
```



Fig. 3-Typical hue control characteristic.


Fig. 4 - Terminal diagram of the CA3170E.

## CA3170E



Fig. 5 - Schematic diagram of the CA3170E.


Fig. 6 - Dynamic characteristics test circuit.


Fig. 7 -Outboard circuitry of a typical two-package chroma system for color-TV receivers utilizing the CA3121E and CA3170E.

## DYNAMIC TEST PROCEDURE

1. With S 2 in "OFF" position, short terminals 11 and 12. Then with S1 in 1 position, adjust CX for a frequency of. $3.579545 \mathrm{MHz} \pm 5 \mathrm{~Hz}$. Measure the frequency using the frequency counter or by zero beat indication on the oscilloscope.
2. Remove short from terminals 11 and 12, and adjust "APC" control for zero beat on the oscilloscope. With S 2 in " ON " position, pattern on oscilloscope must lock.
3. With S 2 in "OFF" position adjust "ACC"
control to give output reading of $0 \pm 2$ mV between terminals 15 and 16. Then with S 2 in "ON" position, read "ACC" output.
4. Example of pull-in testing to $\pm 200 \mathrm{~Hz}$ :

With S2 in "OFF" position, adjust CX for frequency of $3.579545+200 \mathrm{~Hz}$.
Then with S1 in position 1 and S2 in "ON" position, pattern on oscilloscope must lock.
5. Repeat Step 4 with CX adjusted to - 200 Hz .

## Linear Integrated Circuits

## CA3170E



Fig. 8 - Static characteristics test circuit

## TV Chroma Demodulator

## SYSTEM FEATURES:

- Synchronous detector with colordifference matrix
- Emitter-follower output amplifier with short-circuit protection
14-Lead Dual-In-Line
Plastic Package
"E"-Suffix Type
Typical.R-Y output ratio of 0.95 and $89^{\circ}$, G-Y output ratio of 0.33 and $244^{\circ}$, and $B-Y$ output ratio of 1.0 and $0^{\circ}$

The RCA-CA3172E is a monolithic silicon integrated circuit intended for use as a chroma demodulator in TV applications. It is operated from a 24-volt supply.

The device has synchronous detectors with matrix circuits to achieve the R-Y, G-Y, and B-Y color-difference output signals. The chroma input signal is applied to terminal Nos. 3 and 4, while the oscillator injection signal is applied to terminal Nos. 6 and 7. The color-difference signals, after
matrix, have a fixed relationship of amplitude and phase
The outputs of the CA3172E are suitable for driving highlevel color-difference or R, G, and B output amplifiers. The emitter-follower stages used to drive the high-level color amplifiers have short-circuit protection.

The CA3172E is supplied in a 14 -lead dual-in-line plastic package.


Fig. 1 - Functional diagram of RCA-CA3172E.

## Linear integrated Circuits

## CA3172E

MAXIMUM RATINGS, Absolute Maximum-Values at $T_{A}=25^{\circ} \mathrm{C}$

```
DC SUPPLY VOLTAGE (Terminal 8 to Terminal 14) . . . . . . . . . . . . . . . . . . . . . . . . . 27 V
REFERENCE INPUT VOLTAGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 . . . . . . . . . . . . . . . . . . . . . .
CHROMA INPUT VOLTAGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(5 \quad\) vpp
DEVICE DISSIPATION:
    Up to \(T_{A}=+70^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 530 mW
    Above \(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Derate Linearly at \(6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
AMBIENT TEMPERATURE RANGE
    Operating
                                    -40 to \(+85^{\circ} \mathrm{C}\)
    Storage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to +150 \({ }^{\circ} \mathrm{C}\)
LEAD TEMPERATURE (During Soldering):
    At distance \(1 / 32 \mathrm{in}\). \((3.17 \mathrm{~mm}\) ) from seating plane for 10 s max.
                                    \(+265^{\circ} \mathrm{C}\)
```

Maximum Voltage and Current Ratings at $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$

| Voltage* |  |  | Current |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Terminal No. | $\begin{gathered} \text { MIN } \\ \text { VOLTS } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { MAX } \\ \text { VOLTS } \end{array}$ | Terminal No. | $\begin{gathered} I_{1} \\ m A \end{gathered}$ | $\left[\begin{array}{l} \mathrm{I} \mathrm{O} \\ \mathrm{~mA} \end{array}\right]$ |
| 3 | 0 | +5 | 3 | - | - |
| 4 | 0 | +5 | 4 | - | - |
| 6 | 0 | +12 | 6 | - | - |
| 7 | 0 | +12 | 7 | - | - |
| 8 | 0 | +27 | 8 | - | - |
| 9 | 0 | +20 | 9 | 1.0 | 20 |
| 11 | 0 | +20 | 11 | 1.0 | 20 |
| 13 | 0 | +20 | 13 | 1.0 | 20 |

* With reference to terminal No. 14 and with the voltage between terminal No. 8 and terminal No. 14 at +24 V except as given in rating for terminal No. 8


Fig. 2 - Schematic diagram for CA3172E.

ELECTRICAL CHARACTERISTICS, at $T_{A}=25^{\circ} \mathrm{C}$ and $V^{+}=+24 V$ unless otherwise specified

| CHARACTERISTICS | SYMBOLS | SPECIAL TEST <br> CONDITIONS | LIMITS <br> CA3172G |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | UNITS |  |  |
|  |  |  |  | TYP. | MAX. |

Static Characteristics ${ }^{\text {a }}$

| Supply Current <br> With Output Loads | $\mathrm{I}_{\mathrm{T}}$ | $\mathrm{S}_{1}$ Closed | 16.5 | - | 28.5 | mA |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| With No Output Loads |  | $\mathrm{S}_{1}$ Open | - | 9 | - |  |
| G-Y, R-Y, B-Y Outputs | $\mathrm{V}_{9} \mathrm{~V}_{11}, \mathrm{~V}_{13}$ | $\mathrm{~S}_{1}$ Closed | 13 | 14.5 | 15.5 |  |
| Chroma Inputs | $\mathrm{V}_{3}, \mathrm{~V}_{4}$ | $\mathrm{~S}_{1}$ Open | - | 3.6 | - | V |
| Reference Subcarrier | $\mathrm{V}_{6}, \mathrm{~V}_{7}$ | $\mathrm{~S}_{1}$ Open | - | 6.4 | - |  |

Dynamic Characteristics ${ }^{\text {b }}$

| Demodulator Unbalance | $v_{9}, v_{11}, v_{13}$ | $V_{3}=V_{4}=0$ | - | - | 0.6 | $V_{p-p}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Color Difference Output Voltage | $V_{13}$ | $\mathrm{V}_{3}=\mathrm{V}_{4}=0.35 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | 5 | - | - | $V_{p-p}$ |
| Chroma Input Sensitivity | $V_{3}$ | Adjust $e_{c}$ for 5.0 $V_{p-p} @$ term No. 13 (B-Y) | - | 0.2 | 0.35 |  |
| R-Y Output Ratio | $\mathrm{V}_{11}$ |  | - | 0.95 | - |  |
| G-Y Output Ratio | $\mathrm{V}_{9}$ |  | - | 0.32 | - |  |
| $\mathrm{V}_{\text {DC }}$ Difference Between any two Output Terminals | $\begin{aligned} & \left\|V_{g}\right\| \cdot\left\|V_{11}\right\| \\ & \left\|V_{9}\right\| \cdot\left\|V_{13}\right\| \\ & \left\|V_{11}\right\| \cdot\left\|V_{13}\right\| \end{aligned}$ | $e_{c}=0$ | - | - | 0.6 | V |
| Input Impedance Reference Subcarrier | $\begin{aligned} & R_{i} 6,7 \\ & C_{i} 6,7 \end{aligned}$ |  | - | $\begin{gathered} 1.7 \\ 6 \end{gathered}$ | - | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| Input Impedance at Chroma Inputs | $\begin{aligned} & R_{i} 3,4 \\ & C_{i} 3,4 \end{aligned}$ |  | - | $\begin{gathered} 0.95 \\ 6 \\ \hline \end{gathered}$ | - | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| Output Resistance | $\begin{aligned} & \mathrm{R}_{\mathrm{o}} 9, \mathrm{R}_{\mathrm{o}} 11, \\ & \mathrm{R}_{\mathrm{o}} 13 \end{aligned}$ |  | - | 180 | - | $\Omega$ |

a Test circuit Fig. 3
b Test circuit Fig. 4


Fig. 3 - Static characteristics test circuit.


92cs-290ss
Fig. 4 - Dynamic characteristics test circuit.

## Linear Integrated Circuits

## CA3194E

## Singie-Chip PAL Luminance/Chroma Processor

## System Features:

- All PAL luminance and chrominance processing circuitry on a single chip in a 24-lead plastic package
- Phase-locked subcarrier regeneration utilizing sample-and-hold
- DC controls for brightness, contrast, and colorsaturation functions
- Input for average beam-current limiting
- Contrast control having excellent tracking of luma and chroma channels
- Low-impedance RGB outputs with excellent tracking for direct coupling to video driver circuitry

The RCA CA3194E* is a silicon monolithic integrated circuit designed to perform all of the signal processing functions for both the chroma and luminance signals of PAL color television rećeivers.
This circuit performs all the functions needed between the video detector and the video RGB output stages. DC contrast, brightness, and saturation controls and average beam limiting functions are included. The RGB buffer stages are capable of delivering 5 mA of current into the video output stages.
The CA3194E is supplied in the 24-lead dual-in-line plastic package.
*Formerly RCA Dev. No. TA10313.

## Circuit Description (See Figs. 1 and 6.)

The chroma signal is externally separated from the video signal by means of a bandpass or high-pass filter and applied to pin 4. The burst is separated in the first chroma stage and applied to the synchronous detector which provides information to sample-and-hold circuits for APC (phase-locked loop), ACC (automatic chroma gain control) and identification and killing. The $4.43-\mathrm{MHz}$ crystal oscillator is phase-locked to the burst and provides $0^{\circ}$ and $90^{\circ}$ (via an external phase shifter) carriers to the chroma demodulators. The burst and chroma amplitude at the output of the first chroma amplifier is kept constant by the automatic gain control.
The second chroma stage provides saturation control (pin 3) which tracks the contrast control in the luminance channel. This stage is also used for color killing.

## MAXIMUM RATINGS, Absolute-Maximum Values

DC SUPPLY VOLTAGE AND CURRENT:

| Pin 12 Voltage Range | 11 Min. to 13 Max. V |
| :---: | :---: |
| Pin 12 Current Range | 45 Typ. to 60 Max. mA |
| DEVICE DISSIPATION: |  |
| Up to $\mathrm{T}_{\mathbf{A}}=+55^{\circ} \mathrm{C}$ | . 825 mW |
| Above $\mathrm{T}_{A}=+55^{\circ} \mathrm{C}$, | Derate linearly at $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JC }}$ Max. $=115^{\circ} \mathrm{C} / \mathrm{W}$, $\mathrm{T}_{\text {J Max. }}=150^{\circ} \mathrm{C}$ |  |
| AMBIENT TEMPERATURE RANGE: |  |
| Operating | .. -40 to $+85^{\circ} \mathrm{C}$ |
| Storage | . -65 to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. | .. $+265^{\circ} \mathrm{C}$ |

## CA3194E

TERMINAL VOLTAGE AND CURRENT RATINGS

| Terminal | Voltage - V |  | Current - mA |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | INN | IOUT |
| 1 | - | - | - | - |
| 2 | 0 | 13 | 0 | 30 |
| 3 | 0 | 8 | 10 | - |
| 4 | 0 | 5 | - | - |
| 5 | 0 | Note | - | - |
| 6 | - | - | 0.1 | 0.5 |
| 7 | 0 | Note | - | - |
| 8 | 0 | Note | - | - |
| 9 | 0 | 8 | - | - |
| 10 | 0 | 8 | - | 0.7 |
| 11 | 0 | 13 | - | 10 |
| 12 | 0 | 13 | - | - |
| 13 | 0 | 12 | - | - |
| 14 | 0 | 5 | - | 1.5 |
| 15 | 0 | 5 | - | 1.5 |
| 16 | 0 | 13 | - | 10 |
| 17 | 0 | 13 | - | 10 |
| 18 | 0 | 13 | - | 10 |
| 19 | 0 | Note | - | - |
| 20 | 0 | 5 | - | - |
| 21 | 0 | Note | - | - |
| 22 | 0 | 8 | - | - |
| 23 | 0 | 5 | - | - |
| 24 | 0 | 12 | - | - |

NOTE:
The maximum shouid not exceed the $V_{C C}$ voltage.
*Voltage with respect to Terminal 1 for $\mathrm{V}_{\mathrm{CC}}$ (Terminal 12) of $12 \mathrm{~V} \pm 10 \%$.

A buffer stage drives the externai PAL deiay iine. The separated $U$ and $V$ signais are appiied to pins 14 and 15, respectiveiy, and demodulated. A standard G-Y matrix is included on the chip.
The iuminance signal passes through the subcarrier trap and through the luminance deiay line and enters the chip at pin 20. Contrast and brightness controi is provided before the luminance signal is combined with the color difference signals in the $Y$ matrix. Average and peak beam iimiting circuits are controlled from pins 24 and 19.

TERMINAL ASSIGNMENT



Fig. 1 - Block diagram.

## Linear Integrated Circuits

CA3194E
ELECTRICAL CHARACTERISTIC8 at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=12 \mathrm{~V}, \mathrm{~V}_{\mathbf{8}}=2.85 \mathrm{~V}$
$\mathbf{V}_{\mathrm{C}}=2.85 \mathrm{~V}, \mathrm{~V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{PB}}=\mathrm{V}_{\mathrm{C}} \mathrm{C}, \mathrm{V}_{\mathrm{B}}$ adjusted for $\mathrm{V} 18=6.3 \mathrm{~V}$,
$C_{X}$ adjusted for FOSC $=4.43361875 \mathrm{MHz}$, sandcastle: $V_{B G}=8.0 \mathrm{~V}$,
VBLANK=3.5 V-Burst Gate centered on Burst.
These conditions exist except as otherwise noted. see Fig. 5 for test clrcult.

| CHARACTERISTIC | TEST CONDITIONS | TYPICAL VALUE | UNITS |
| :---: | :---: | :---: | :---: |
| LUMINANCE SECTION |  |  |  |
| Input Impedance-Term. 20 |  | $\begin{aligned} & 6 \\ & 5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| Luminance Channel Input Voltage | Luma Input Signal $=30 \%$ Sync | 0.5 | $V_{0-0}$ |
| Bandwidth of Luminance Channel | Luma Input Signal: $0.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ ( $30 \%$ Sync) modulated CW Adj. modulation frequency for -3 dB at color outputs | 8 | MHz |
| Brightness Control Range-Term. 23 | For control characteristics, See Fig. A | 0-3.5 | V dc |
| Output Black Level: <br> Range <br> Offset | Luma Input Signal: 0.5 $\mathrm{V}_{\mathrm{p}-\mathrm{p}}$ (30\% Sync) $V_{B} 0-5 V$ | 5.9-9.7 | V dc |
| Contrast Control Range-Term. 22 | Luminance input: $0.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ ( $30 \%$ Sync), for control characteristics. See Fig. B. | 0-5 | V dc |
| Luminance Gain Control Range | Luminance Input: $0.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ ( $30 \%$ Sync), $\mathrm{V}_{\mathrm{C}}=0.5-5 \mathrm{~V}$ measure Pin 18 black level to maximum white level. See Fig. C. | 32 | dB |
| RGB Output Swing | Luminance input: $0.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ ( $30 \%$ Sync), $\mathrm{V}_{\mathrm{C}}=5 \mathrm{~V}$, read black level to peak white. See Fig. D. | 4 | $V_{p-p}$ |
| CHROMINANCE SECTION |  |  |  |
| Input Impedance-Term. 4 | See Fig. E. | $\begin{gathered} 4.5 \\ 5 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \\ & \hline \end{aligned}$ |
| Chroma Channel Input Voltage | Chroma | 220 | $m V_{p-p}$ |
|  | Burst | 100 | $\mathrm{mV} \mathrm{p}^{\text {p }}$ |
| ACC Range |  | +6--20 | dB |
| Input Burst Level for Kill | Adjust chroma input Pin 4 until Pin $2 \leq 25 \mathrm{mV}$ p-p. Measure Burst level at Pin 4. | 10* | $m V_{p-p}$ |
| Contrast Control Chroma/Luma Tracking | Chroma Input: Burst=100 mV ${ }_{\text {p-p }}$ <br> Chroma $=220 \mathrm{mV}$ p-p <br> Luminance Input: $0.35 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ <br> $V_{S}$ adjusted for Chroma at Pin 18=2 $V_{p-p}$ <br> $V_{C}$ is adjusted for luminance at Pin $18=2 V_{p-p}$. <br> $V_{C}$ is again adjusted for luminance of +6 and -9 dB . <br> Then read chroma percentage difference. See Fig. F. | $\pm 5$ | \% |
| Saturation Control Range-Term. 3 | For control characteristic, see Fig. G. | 0-5 | V dc |
| Max. Chroma Output Voltage-Term. 2 | Chroma Input: Burst=100 mV ${ }_{\text {p-p }}$ Chroma $=220 \mathrm{mV}$ p-p. Adjust $\mathrm{V}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{S}}$ for max. PIn 2 output. | 2.5 | $V_{p-p}$ |

*If a different value is desired, see the Threshold Adjustment Circuit of Fig. 3.

| CHARACTERISTIC | TEST CONDITIONS | TYPICAL Value | UNITS |
| :---: | :---: | :---: | :---: |
| OSCILLATOR SECTION |  |  |  |
| Pull-In Range | Chroma Input: Burst=100 $\mathrm{mV}_{\mathrm{p}-\mathrm{p}}$ Chroma $=220 \mathrm{mV}$ p-p. Adjust $\mathrm{CX}^{\text {for }} \mathrm{HI} / \mathrm{LO}$ fOSC without Chroma signal. Apply signal to lock. | $\pm 500$ | Hz |
| Static Phase Error |  | 2 | DEG/100 Hz |
| DEMODULATOR SECTION |  |  |  |
| R-Y Demodulator Conversion Gain | Chroma Input: Burst $=100 \mathrm{mV}$ Chroma $=220 \mathrm{mV}$ p-p, $\mathrm{V} \phi$. Adjust $\mathrm{V}_{\mathrm{C}}$ for $\mathrm{V} 18=1 \mathrm{~V}$. Read V15. Calculate V18/V15. | 10 | Ratio |
| B-Y Demodulator Conversion Gain | Chroma Input: Burst=100 mV $\mathrm{mp}_{\mathrm{p}}, \mathrm{U} \boldsymbol{\phi}$. Read V16 and V14. Calculate V/16/V14. $V_{C}$ remains as for R-Y gain | 18 | Ratio |
| G-Y/B-Y Matrix Ratio | Chroma Input: Burst=100 mV ${ }_{\text {p-p }}$, <br> Chroma $=220 \mathrm{mV}$ p-p, $\mathrm{U} \phi$ read V17 and V16. <br> Calculate V17/16. $\mathrm{V}_{\mathrm{C}}$ remains as above. | 0.2 | Ratio |
| G-Y/R-Y Matrix Ratio | Chroma Input: Burst=100 $\mathrm{mV}_{\mathrm{p}-\mathrm{p}}$ <br> Chroma $=220 \mathrm{mV}$ p-p, $\mathrm{V} \phi$. Read V17 and V18. <br> Calculate V17/18. VC remains as above. | 0.5 | Ratio |
| Sub-Carrier and Harmonic Content at Outputs | No Chroma or Luma Input. Read residual carrier at outputs. | 30 | $m V_{p-p}$ |
| SANDCASTLE PULSE |  |  |  |
| Horizontal and Vertical Blanking Pedestal |  | 2-5 | V |
| Burst Gate Pulse |  | $6.5-V_{C C}$ | V |

## NOTE:

Use of the circuit of Fig. 4 is suggested to prevent increased color saturation at low level RF signals.
The reference voltage can be adjusted by changing the values of the voltage divider.
TYPICAL CHARACTERISTICS (Refer to Fig. 5 for Test CIrcult)

## A. BRIGHTNESS CONTROL ( $V_{B}$ )



Measured at Pin 18 output terminal.


Measured at 2nd chroma amplifler output terminal.

## Linear Integrated Circuits

## CA3194E

## TYPICAL CHARACTERISTICS (Cont'd)

B. CONTRAST CONTROL ( $\mathrm{V}_{\mathrm{C}}$ )

D. LINEAR OPERATING RANGE AS A FUNCTION OF VCC


Measured at Pin 16 output terminal.
C. LUMA GAIN VS. SUPPLY VOLTAGE (VCC)


Measured at Iuma amplifier output terminal.


Measured at Pin 18 output terminal.
E. ACC CHARACTERISTICS


Measured at Pin 2 output terminal.


Measured at Pin 18 output terminal.

## TYPICAL CHARACTERISTICS (Cont'd)

F. LUMA/CHROMA TRACKING WITH CONTRAST CONTROL


Measured at Pin 18 output terminal.
H. DIFFERENTIAL BLACK-LEVEL TRACKING


Measured at RGB output terminals.
G. SATURATION CONTROL (Vs)


Measured at chroma amplifler output terminal Pin 2.

## I. PIN 18 OUTPUT V8. PIN 2 VOLTAGE



Measured at chroma output terminals and $R$ output.

## Linear Integrated Circuits

## CA3194E

## J. AVERAGE BEAM LIMITER (VAB)



Measured at Pin 18 output.


Measured at Pin 18 output.


Measured at Pin 18 output.


92Cs-33096
FIg. 2 - Sandcastle Input waveform


KILLER THRESHOLD LEVEL CONTROL
92cs-34518

Fig. 3 - Killer-threshold level control.


Fig. 4 - External overload detector.


Fig. 5 - Test circuit.


Fig. 6 - Application circuit for PAL M.


# Single Chip TV Chroma Processor/Demodulator 

System Features

- All chroma processing and demodulating circuitry on a single chip in a 24-lead plastic package
- Phase-locked subcarrier regeneration
- Linear dc controls for chroma gain and tint
- Defeatable dynamic "flesh correction"
- Three color-difference demodulators
- First chroma amplifier with ACC control and killer sensing
- Second chroma amplifier with gain control and color killer
- Operates from +12 V
- An input (Pin 20) is provided that can be used as a variable or fixed voltage source for dc level adiustment of the R-Y, B-Y, and G-Y outputs

The RCA-CA3201E* is a monolithic silicon integrated circuit that performs the complete chroma processor and demodulating functions for color TV. The single chip contains all the features of the CA3158* chroma processor and the CA3145§ chroma demodulator.
The CA3201E is supplied in a 24-lead dual-in-line plastic package.
*Formerly RCA Developmental No. TA10660.

- The CA3158 is described in RCA data bulletin File No. 1170.
§The CA3145 is described in RCA data bulletin File No. 1175.


TERMINAL DIAGRAM

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE ..... 15 V
OPERATING SUPPLY-VOLTAGE RANGE ..... 10.8 to 13.2 V
DEVICE DISSIPATION:
Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ ..... 1.25 W
Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ Derate linearly at $13.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

| AMBIENT TEMPERATURE RANGE: |  |
| :---: | :---: |
| Operating | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage | -65 to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (During Soldering): |  |
| At distance $1 / 16 \pm 1 / 32$ in ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max. | $+265{ }^{\circ} \mathrm{C}$ |

## Linear Integrated Circuits

CA3201E
ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified (see FIg. 1 for test circult)

| CHARACTERISTIC | TEST CONDITIONS |  |  |  |  |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | V1 | V2 | V3 | K1 | K2 | GND | 3.58 MHz | . 56 MHz | Note | Test | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Supply Current |  | $\begin{gathered} 12.0 \mathrm{~V} \\ \\ \\ \\ 12.0 \mathrm{~V} \end{gathered}$ |  |  |  |  |  |  |  | P24 | 40 | 55 | 70 | mA |
| 1st Chroma Bias |  |  |  |  |  |  |  |  |  | P7 | 2.7 | 3.3 | 3.9 | V |
| 2nd Chroma Bias |  |  |  | Close |  |  |  |  |  | P10 | 3.1 | 3.5 | 3.9 |  |
| ACC Out |  |  |  |  |  |  |  |  |  | P6 | 6.1 | 7.0 | 7.9 |  |
| APC Out |  |  |  |  |  |  |  |  |  | P2 | 6.9 | 7.8 | 8.7 |  |
| Demodulation Bias |  |  |  |  |  |  |  |  |  | P14 | 3.0 | 3.4 | 3.8 |  |
| Subcarrier Bias |  |  |  |  |  |  |  |  |  | P18 | 5.2 | 5.6 | 6.0 |  |
| Tint Control |  |  |  |  |  |  |  |  |  | P23 | 7.2 | 7.7 | 8.3 |  |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RGB Out | 6.0 V | 12.0 V | 6.0 V |  |  | ${ }^{\mathrm{P} 14}$ | $\frac{e 1}{2 V p-p}$ |  |  | P15,17,19 | 5.4 | 5.9 | 6.3 | V |
| $\Delta R-B, R-G, B-G$ |  |  |  |  |  |  |  |  |  |  | - | - | $\pm 350$ | mV |
| 1st Chroma Max. Gain |  |  |  |  |  |  | $\frac{\mathrm{e} 2}{.25 \mathrm{Vp}-\mathrm{p}}$ |  |  | P9 | 5.0 | 6.6 | 8.3 | Ratio |
| 2nd Chroma Max. Gain |  |  |  |  |  | $\begin{aligned} & \text { P11, } \\ & \text { P14 } \end{aligned}$ | $\frac{\mathrm{e} 3}{.1 \mathrm{Vp}-\mathrm{p}}$ |  |  | P12 | 14.5 | 21 | 26 | Ratio |
| VCO Output |  |  |  |  |  | $\begin{gathered} \text { P14 } \\ \mid \end{gathered}$ | $\frac{\mathrm{e} 4}{1 \mathrm{Vp}-\mathrm{p}}$ |  |  | P1 | 530 | 650 | 780 | mV rms |
| VCO Nom. Phase Shift |  |  |  |  | Close |  |  |  |  | P1-P3 | 53 | 72 | 90 | degrees |
| APC Det. Offset |  |  |  |  | Close |  |  |  | 1 | P2 | -25 | - | +25 | mV |
| Tint Control Out |  |  |  |  |  |  | $\dagger$ |  |  | P23 | 480 | 605 | 730 | mV |
| B-Y Conv. Gain | 7.8 V |  |  |  |  |  | $\frac{e 1}{2 \mathrm{Vp}-\mathrm{p}}$ | $\frac{e 5}{.3 \mathrm{Vp}-\mathrm{p}}$ |  | P15/P14 | 10 | 15 | 19 | Ratio |
| R-Y Conv. Gain |  |  |  |  |  |  |  |  |  | P17/P15 | 70 | 83 | 95 | \% |
| G-Y Conv. Gain |  |  |  |  |  |  |  |  |  | P19/P15 | 18 | 23 | 28 | \% |
| R-Y Output Phase Relative to B-Y Output |  |  |  |  |  |  |  |  |  |  | 85 | 90 | 95 | degrees |
| G-Y Output Phase Relative to B-Y Output |  |  |  |  |  |  |  |  |  |  | -120 | -107 | -95 | degrees |

NOTE 1. Reference to P2 without gate pulse.
Typical Pull-In $= \pm 350 \mathrm{~Hz}$.
Typical Kill Level $=20 \mathrm{~dB}$ ( $100 \mathrm{mVp}-\mathrm{p}$ burst reference) .


Fig. 1 - Test circuit.


Fig. 2 - Functional block diagram of the CA3201E (see Figs. 3, 4, 7, 8 and 9).


Fig. 3 - Typical saturation control vs. chroma output.


Fig. 4 - Typical oscillator frequency-temperature drift. (IC subiected to temperature only.)

## Linear Integrated Circuits

CA3201E


Fig. 5 - Schematic diagram of the CA3201E (Cont'd).


Fig. 5 - Schematic diagram of the CA3201E (Cont'd).

## CIrcult Description

The chroma input to pin 7 is amplified and, depending on the ACC voltage, is applied to pin 9 . When the ACC voltage demands full gain to R59 and pin 9, the actuating signal for the color killer is developed on R60. The signal from pin 9 is applied to pin 10 for use by both the second chroma amplifier and the phase detectors. The signal swing at pin 10 is limited by Q94 and Q95. The gain of the second chroma amplifier to pin 12 is controlled by pin 11 voltage.

The signal at pin 10 is applied to the two phase detectors at Q46 and Q57. The current sources to the two phase detectors are turned on only during burst time as determined by the burst-gate input at pin 21. The oscillator signals for the phase detectors are derived from the oscillator signals at pin 3 and pin 4 and the quadrature phase difference is achieved the same way as in the oscillator. Both phase detectors convert their balanced outputs to single-ended outputs by use of current mirrors. The ACC voltage is

## Linear integrated Circuits

## CA3201E

developed across R33 and is filtered by an external capacitor at pin 6. ACC action is delayed by the small voltage applied to R33 by divider R35 and R38 (auto mode off). This delay offset is modified by R36 and Q48 when the "auto mode" switch is on. Because the duty cycle of the phase detectors Is small, the base current of the ACC circuit (emitter follower Q71) is a drain on the ACC filter capacitor, and Q72 provides a compensating base current to the other side of the mirror. A similar circuit is used for the APC detector.

The external circuit of the oscillator, when tuned properly, provides a 90 -degree phase shift from pin 1 to pin 3 and an additional 45 -degree phase shift between pin 3 and pln 4. The voltage at pin 4 is shifted 45 degrees by an RC phase shifter and this voltage is applied to a series-tuned circult comprised of a crystal and capacitor to pln 3, a resistor between pin 3 and pin 4, and a capacitor between pin 4 and ground. With the same current flowing through the resistor and capacitor, the voltage across the capacitor (pin 4 to


Fig. 6 - Typical two-package chroma-luma system for color TV receivers utilizing the CA3201E and CA3135.
ground) is in quadrature with the voltage across the resistor (pin 3 to pin 4). The differential amplifier, Q22 and Q23, is switched in quadrature with the differential amplifier, Q20 and Q21. Although the ac voltage amplitudes are different in all these places, the differential amplifiers are switched hard, and their current sources determine the amplitudes of currents combined in the oscillator. The combination can be varied by the APC control voltages to give a total phase of 90 degrees.
The complements of the oscillator quadrature currents are applied to another dc-controlled combination circuit (Q9Q12) for tint control.
The CA3201E uses three color demodulators. The 3.58-


Fig. 7 - Typical ACC curve (burst-chroma ratio - 0.5).

MHz reference signals at 180 degrees and 225 degrees are matrixed to obtain the three phases for the demodulators. A "switchable automatic fiesh" system modifies the B-Y demodulator out for fleshtone correction. The three demodulators are identical except for gain. The differential output current from the demodulators are filtered and processed to single-ended currents. Current mirrors provide a current gain of three and a current output for the autoflesh circuit.
The auto-flesh comparator, Q182 and Q183, sees the R-Y signal on the Q183 side (when pin 13 is grounded-auto switch on) and the sum of the G-Y and B-Y signals on the other side. The auto-flesh output current is applied to the mid-point of the B-Y demodulator load.


Fig. 8 - Typical oscillator frequency deviation vs. VCC.


Fig. 9 - Typical dc output deviation vs. temperature.

## Linear Integrated Circuits

## CA3217E



# Single Chip TV Chroma/Luminance Processor Processor 

## System Features:

- All chroma processing and demodulating circuitry on a single chip in a 28-lead plastic package
- Phase-locked subcarrier regeneration utilizing sample-and-hold techniques
- Supplementary ACC with overload detector to prevent over saturation of the picture tube
- Linear dc controls for chroma gain and tint
- Dynamic "flesh correction"-corrects purple and green flesh colors without affecting primary colors
- Balanced chroma demodulators with low output impedance for direct coupling
- Internal rf filtering
- Requires few external components
- Automatic beam limiter
- Chroma luminance tracking piciure control

The RCA CA3217E* is a monolithic silicon integrated circuit. It contains all the required circuits functions between the video detector and the picture tube RGB driver stages of a color television receiver. The CA3217E decodes the chrominance signals and then produces three different color signals that are internally combined with the luminance to develop the RGB signals. The picture saturation, hue and brightness DC controls are externally adjustable by the viewers. The AFPC, ACC, Dynamic flesh control, Beam limiting and Gate black level (Brightness) control are servo loops used to stabilize the RGB output and reduce frequent manual adjustment. The automatic beam limiter circuit reduces picture contrast and brightness to prevent excessive drive output at the picture tube
The CA3217E is supplied in a 28 -lead dual-in-line plastic package, (E Suffix).

- Formerly RCA Dev. Type No. TA10806.


TERMINAL ASSIGNMENT

## MAXIMUM RATINGS, Absolute-Maximum Values.

DC SUPPLY VOLTAGE
Between Terms. 23 and 8 ..... 14.0 V
DEVICE DISSIPATION:Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$1.27 W
Above $\mathrm{T}_{A}=55^{\circ} \mathrm{C}$ ..... Derate lineraly at $13.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE
Operating ..... -40 to $+85^{\circ} \mathrm{C}$
Storage ..... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):
At distance $1 / 16 \pm 1 / 32$ inch$(1.59 \pm 0.79 \mathrm{~mm})$ from casefor 10 seconds max$+265^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERIST!ics at TA $_{\mathbf{A}}=25^{\circ} \mathrm{C}$

| Char-ACTERISTIC | TEST CONDITIONS |  |  |  |  |  |  |  |  |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Test | $\mathbf{s}_{2}$ | S3 | $s_{4}$ | $\mathrm{S}_{5}$ | S6 | $\mathbf{m V} \mathbf{p - p}$ Chroma | $m V_{p-p}$ <br> Burşt In | $\left\|\begin{array}{c} m V_{p-p} \\ \text { Luma } \end{array}\right\|$ | Relays Energlzed | Note | MIn. | Typ. | Max. |  |
| STATIC (Test 1-5) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Dissipation P | Pin 23 | 6.3 V | 11.2 V | 4.0 V | 6.3 V | 11.2 V |  |  |  |  |  | 30 | 48 | 66 | mA |
| Pin 1 Bal | XPT1 | 1.2 V | 11.2 V | 4.0 V | 6.3 V | 11.2 V |  |  |  |  |  |  | $\frac{10.5}{22}$ |  |  |
| Pin 3 Bal | XPT1 | 1.2 V | 11.2 V | 4.0 V | 6.3 V | $\frac{11.2 \mathrm{~V}}{112 \mathrm{~V}}$ |  |  |  |  |  |  | 2.2 |  | Vdc |
| Pin 17 Bal | XPT9 | 1.2 V | 11.2 V | 4.0 V | 6.3 V | $\frac{11.2 . V}{11.2 \mathrm{~V}}$ |  |  |  |  |  |  | 7.5 |  |  |
| Pin 13 Bal | XPT13 | 1.2 V | 11.2 V | 4.0 V | 6.3 V | 11.2 V |  |  |  |  |  |  | 7.5 |  |  |
| DYNAMIC (Test 6-26) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Oscillator Pull-In | "D" | 6.3 V | 11.2 V | 4.0 V | 6.3 V | 11.2 V | 25 | 25 |  | K4, K7 | 1 | -350 |  | +350 | Hz |
| Oscillator Level | "D" | 6.3 V | 11.2 V | 4.0 V | 6.3 V | 11.2 V | 0 | 0 |  | K7 |  |  | 0.7 |  | $V_{p-p}$ |
| 100\% Acc | P21 | Vary | 11.2 V | 4.0 V | 6.3 V | 11.2 V | 125 | 125 |  | K4, K7 | 2 |  | 1.5 |  |  |
| 200\% Acc | P21 | T8 | 11.2 V | 4.0 V | 6.3 V | 11.2 V | 250 | 250 |  | K 7 | 3 |  | 100 |  | \% |
| 20\% Acc | P21 | T8 | 11.2 V | 4.0 V | 6.3 V | 11.2 V | 25 | 25 |  | K4, K7 | 3 |  | 6.5 |  | Vdc |
| Tint Center | S5 | Vary | 11.2 V | 4.0 V | Vary | 11.2 V | 250 | 125 |  | K4, K7 | 4 |  | 6.5 |  | Vdc |
| R-Y <br> Maximum | P21 | 11.2 V | 11.2 V | 6.0 V | T11 | 11.2 V | 250 | 125 |  | K1, K4, K7 |  |  | 6.0 |  | $V_{p-p}$ |
| Unkill | P21 | 11.2 V | 11.2 V | 4.0 V | T11 | 11.2 V | 25 | 12.5 |  | K4, K7 |  |  | 4.5 | 150 | mVip-p |
| Kill | P21 | 11.2 V | 11.2 V | 4.0 V | T11 | 11.2 V | 25 | 2.5 |  | K4, K7 |  |  |  | 150 | m |
| Chroma Reserver | P21 | 11.2 V | 11.2 V | 4.0 V | T11 | 11.2 V | 12.5 | 125 |  | K2, K4, K7 |  |  | 2.0 |  | $V_{p-p}$ |
| $\begin{gathered} \text { Maximum } \\ \text { Luma } \\ \hline \end{gathered}$ | P21 | 11.2 V | 11.2 V | 4.0 V | T11 | 11.2 V |  |  | 125 | K1, K3, K7 | 5 |  | 2.2 |  |  |
| Luma Ratio | P21 | 11.2 V | 6.3 V | 4.0 V | T11 | 11.2 V |  |  | 125 | $\frac{\mathrm{K} 1, \mathrm{~K} 3, \mathrm{~K} 7}{\text { K } 3, \mathrm{~K} 7}$ | 6 |  | $\frac{50}{4}$ |  | \% |
| Linearity | P21 | 11.2 V | Vary | 3.0 | T11 | 11.2 V |  |  | 425 | K3, K7 | 7 |  | 4 |  | p-p |
| $\begin{array}{\|r\|} \hline T 19= \\ T 19 / T 18 \\ \hline \end{array}$ | P21 | 11.2 V | T18 | 3.0 | T11 | 11.2 V |  |  | 212.5 | K3, K7 |  |  | 50 |  | \% |
| 4.78 MHz Response | P21 | 11.2 V | 11.2 V | 4.0 V | T11 | 11.2 V |  |  | 125 | K3, K日, K7 | 8 | -3 |  | 3 | dB |
| Contrast Limit 1 | P24 | 11.2 V | 11.2 V | 4.0 V | T11 | 11.2 V |  |  | 250 | K3, K5, K7 | 9 |  | 3.9 |  |  |
| Contrast Limit 2 | P26 | 11.2 V | 11.2 V | 4.0 V | T11 | 11.2 V |  |  | 250 | K3, K5, K7 | 79 |  | 8.2 |  | Vdc |
| $\begin{array}{\|l\|} \hline \text { Bright } \\ \text { Limit } 1 \\ \hline \end{array}$ | P24 | 11.2 V | 11.2 V | 4.0 V | T11 | 11.2 V |  |  | 250 | K3, K5, K7 | 710 |  | 3.1 |  |  |
| $\begin{array}{\|c\|} \hline \text { Bright } \\ \text { Limit } 2 \\ \hline \end{array}$ | P26 | 11.2 V | 11.2 V | 4.0 V | T11 | 11.2 V |  |  | 250 | K3, K5, K7 | 7 10 <br> 11  |  | 5.6 |  |  |
| G-Y Ratio | P20 | Vary | 11.2 V | 4.0 V | T11 | 11.2 V | 250 | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ |  |  | 11 11 |  |  <br> 1.35 <br> 1.20 |  | R |
| B-Y Ratio | P22 | T25 | 11.2 V | 4.0 V | T11 | 11.2 V | 250 |  |  |  |  |  |  |  |  |

Notes:

1. With $K 7$ energized and frequency counter at $D$ vary $C 1$ for 3.579175 MHz . Then with K 4 energized, check for pull-in. Repeat for frequency tuned to 3.579875 MHz . For all other tests tune to $3.579545 \mathrm{MHz} \pm 10 \mathrm{~Hz}$.
2. Vary S 2 for $1.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ at Pin 21.
3. $\%$ of $100 \%$ ACC.
4. Adjust C 1 for $3.579545 \mathrm{MHz} \pm 10 \mathrm{~Hz}$. Adjust S 2 for $1.6 \mathrm{~V} \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ at Pin 22 and 0 reference; then adjust S 5 for minimum at P 21 .

Read and record S5 voltage
5. Black to White.
6. $\mathrm{T} 17=\mathrm{T} 17 / \mathrm{T} 16$.
7. Adjust S 3 for $4.0 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$.
8. AC amplitude $=50 \mathrm{mV}$ p-p reference 15 kHz .
9. Adjust beam limiter to 10.7 V .
10. Adjust beam limiter to 9.8 V .
11. Adjust S 2 for $1.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ at Pin 21, then calculate P20/P21 and P22/P21.

## Linear Integrated Circuits

## CA3217E

TYPICAL PERFORMANCE OF THE CA3217E



Fig. 1 - Functional block diagram of the CA3217E.

Linear Integrated Circuits

## CA3217E




Fig. 2 - Schematic diagram of the CA3217E.
92CL-34643
(Cont'd from previous page).

## Linear Integrated Circuits

## CA3217E



Fig. 3 - Typical application circuit.


Fig. 4-Test circuit for the CA3217E.


Fig. 5-Test signals for the CA3217E.


Fig. 6-Typical P21 black level versus brightness control.


Fig. 8 - Typical beam limiter versus contrast and brightness.


Fig. 7-Typical P21 luminance output versus contrast control.


Fig. 9-Typical P1 chroma output versus saturation control.

## Linear Integrated Circuits

CA3217E


Fig. 10-Typical P1 chroma output versus contrast control.


Fig. 11-Typical luma/chroma track.


## TV Chroma Amplifier/ Demodulator

Provides Complete System for Processing Chroma
When Used with RCA-CA3070 or CA3170

FEATURES:

- Excellent linearity in dc chroma gain-controlled circuit
- Improved filtering resulting in reduced 7.2-MHz output from the color demodulators
- Current limiting for short-circuit protection
- High tolerance to B+ supply variations
- High temperature coefficient stability

The RCA-CA3221E is a monolithic silicon integrated circuit chroma amplifier/demodulator with ACC, saturation control, and killer control for use in NTSC color TV receivers. It is designed to function compatibly with the CA3070 or CA3170 in a 2-package chroma system. The CA3221E is functionally identical to the industry standard

CA3121, but has a modified saturation control as well as a modified color difference matrix.

The CA3221E is supplied in the 16-lead dual-in-line plastic package.


Fig. 1 - Functional block diagram of the CA3221E.

## LInear Integrated Circuits

## CA3221E

MAXIMUM RATINGS at $\mathbf{T}_{A}=25^{\circ} \mathrm{C}$
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 30 V
Device Dissipation:
Up to $T_{A}=55^{\circ} \mathrm{C}$ 1 W

Operating Temperature Range . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . . . . . . . . . $\mathbf{- 6 5}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (During Soldering)
At distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 s max. . . . . . . . . $+265^{\circ} \mathrm{C}$


Fig. 2 -Typical ACC plot for the CA3221E when used with the CA3070.


Fig. 3 - Saturation control characteristic.


Fig. 4 - Typical characteristics test circuit for the CA3221E.

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$ and Referenced to Test Circuit (Fig 4)

| CHARACTERISTIC, TERMINAL MEASURED, AND SYMBOL | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Current, ${ }^{\text {T }}$ | - | - | 40 | 50 | mA |
| Input Sensitivity, $\mathrm{V}_{2}$ | Vary Eg; set $\mathrm{V}_{11}$ for 2 V RMS $\text { S3 = } 1$ | 4 | 12 | 20 | mV RMS |
| Second-Stage Sensitivity, $\mathrm{V}_{4}$ | Vary Eg; set $\mathrm{V}_{11}$ for 2 V RMS S3 = 1 | 30 | 53 | 75 | mV RMS |
| Output Voltage (Killer off) | Switch Positions: S1=2, S2=2, S3=1 Adjust killer potentiometer until output drops | - | - | 70 | mV RMS |
| Saturation Control Characteristics: <br> ${ }^{*} V_{11}$ <br> 50\% Gain | Vary Eg; set $\mathrm{V}_{11}$ for 2 V RMS with $\mathrm{S} 3=1$. Set S3 $=2$ measure $\mathrm{V}_{11}$ | 0.71 | 0.95 | 1.16 | $V$ RMS |
| 0\% Gain | Same as above, S3 = 3 | - | - | 20 | mV RMS |
| $\begin{gathered} \text { Demodulator Characteristics: } \\ \hline \text { Output Voltages, } \\ V_{9}, V_{10}, V_{11} \\ \hline \end{gathered}$ | - | 13.5 | 14.5 | 15.5 | V |
| DC Output Balance (Between any 2 outputs) | - | -0.6 | - | +0.6 | V |
| Unbalance, $v_{9}, v_{10}, v_{11}$ | $\mathrm{Eg}=0$; Switch Position: $\mathrm{S} 1=1$, $S 2=1, S 3=1$ | - | - | 0.8 | Vp-p |
| Relative Outputs- $R-Y, V_{10}$ | Vary Eg; set $\mathrm{V}_{11}$ for 2 V RMS, $S 3=1$ | 1.75 | 1.85 | 1.95 | $V$ RMS |
| G-Y, $\mathrm{V}_{9}$ |  | 0.6 | 0.7 | 0.8 | V RMS |
| Relative Phase. - $R-Y, V_{10}$ | Vary Eg; set $\mathrm{V}_{11}$ for 2 V RMS; read phase of $V_{10}$ and $V_{9}$ | - | 90 | - | degrees |
| G-Y, $V_{9}$ |  | - | 244 | - | degrees |
| Max. Output Voltage, $\mathrm{V}_{11}$ | $\mathrm{Eg}=750 \mathrm{mV}$ | 2.8 | - | - | $\checkmark \mathrm{RMS}$ |

*See Fig. 3 for saturation control characteristic.

## CIRCUIT OPERATION

The CA3221E consists of three basic circuit sections: (1) amplifier No. 1, (2) amplifier No. 2, and (3) demodulator. Amplifier No. 1 contains the circuitry for automatic chroma control (ACC) and color-killer sensing. The output of amplifier No. 1 (Terminal 3) is coupled to the Chroma Signal Processor (CA3070 or equivalent) for ACC and automatic phase control (APC) operation and to the input of amplifier No. 2 (Terminal 4) containing the chroma gain control circuitry. The signal from the color-killer circuit in amplifier No. 1 acts upon amplifier No. 2 to greatly reduce its gain under weak signal conditions.
The output from amplifier No. 2 (Terminal 14) is applied, through a Bandpass Filter, to
the demodulator input (Terminal 13). The demodulator also receives the R-Y and B-Y demodulator subcarrier signals (Terminals 7 and 8) from the oscillator output of the chroma signal processor. The R-Y and B-Y demodulators and the matrix network contained in the demodulator section of the CA3221E reconstruct the G-Y signal to achieve the R-Y, G-Y, and B-Y color difference signals. These high-level outputs signals with low impedance outputs are suitable for driving high-level R, G, B output amplifiers. Internal capacitors are included on each output to filter out unwanted harmonics. For additional operating information and signal waveforms, refer to Television Chroma System (utilizing RCA-CA3070, CA3071, CA3072), File No. 468.

## Linear Integrated Circuits

## CA3221E



Fig. 5 - Outboard circuitry of a typical two-package chroma system for color-TV receivers utilizing the CA3221E and CA3170.


92CM-30142
Fig. 6 - Simplified functional diagram of a two-package TV chroma system utilizing the CA3221E and CA3070 or CA3170.

## Linear Integrated Circults

## CA3221E



Fig. 7 - Schematic diagram of CA3221E.


## TV Horizontal Oscillator

For Color and Monochrome Receivers

## Features:

- Sync separator
- Noise gate input
- Internal precision timing ramp
- Dual-time-constant phase-locked loop
- Output suitable for transistor or
thyristor deflection systems
- Reduced power dissipation

The RCA-CA920AE• is a silicon monolithic integrated circuit intended for use in the horizontal stages of color and monochrome television receivers. This device performs the functions of a sync separator, noise gate, and horizontal oscillator with dual-time-constant switching in the flywheel loop. It also generates automatic phase control between horizontal flyback pulses and the horizontal oscillator frequency and provides fast edge switching drive for transistor or thyristor horizontal output stages.
The CA920AE is compatible with the industry type TBA920 in both lead arrangement and electrical operation, although the CA920AE features reduced operating current.

The CA920AE is supplied in the 16-lead dual-in-line plastic package.

TERMINAL ASSIGNMENT


92C5-27479

- Formerly Dev. Type No. TA6773.


Fig. 1 - Functional block diagram of the CA920E with typical peripheral circuitry.

Linear Integrated Circuits

## CA920AE



Fig. 2 - Schematic diagram of the CA920AE (cont'd on next page).


Fig. 2 - Schematic diagram of the CA920AE (cont'd from previous page).

## CA920AE

MAXIMUM RATINGS, Absolute Maximum Values:


ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$, and Supply Voltage $\left(\mathrm{V}^{\boldsymbol{+}}\right)=\mathbf{1 2} \mathbf{V}$, Unless otherwise specified. See Fig. 1.

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Current, Term. 1, I ${ }^{+}$ | Term. 2 open |  | 22 |  | mA |
| Video Characteristics (Term.8):  <br> Input Voltage $\mathrm{V}_{8}$ <br> Input Current $\mathrm{I}_{8}$ | Peak to peak Peak | 1.5 | 3 | $\begin{gathered} 6 \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| Noise Gate Characteristics (Term.9): <br> Input Current I9 <br> Reverse Input Current Ig |  | 0.03 |  | $\begin{gathered} 10 \\ -10 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Horizontal Flyback Positive  <br> Pulse Characteristics (Term.5):  <br> Input Voltage $\mathrm{V}_{5}$ <br> Input Current $\mathrm{I}_{5}$ <br> Input Impedance $\mathrm{Z}_{5}$ |  | $\begin{gathered} 1 \\ 0.05 \end{gathered}$ | $\begin{gathered} 1 \\ 0.4 \end{gathered}$ | $\begin{gathered} 3 \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{v} \\ \mathrm{~mA} \\ \mathrm{k} \Omega \end{gathered}$ |
| Positive Sync Characteristics <br> (Term.7):  <br> Output Voltage $\mathrm{V}_{7}$ <br> Output Impedance $\mathrm{z}_{7}$ <br> Output Impedance $\mathrm{Z}_{7}$ | Peak to peak <br> Leading edge <br> Trailing edge |  | $\begin{gathered} 10 \\ 50 \\ 100 \end{gathered}$ |  | $\begin{aligned} & v \\ & \Omega \\ & \Omega \end{aligned}$ |
| Horizontal Output Charac-  <br> teristics (Term.2):  <br> Output Current $\mathrm{I}_{2}$ MAX <br> Output Current $\mathrm{I}_{2} \mathrm{AV}$ <br> Output Pulse Width tw $^{2}$ <br> Output Impedance $\mathrm{Z}_{2}$ <br> Output Impedance $\mathrm{Z}_{2}$ | Peak <br> Average <br> Leading edge <br> Trailing edge | 12 | $\begin{aligned} & 2.5 \\ & 15 \end{aligned}$ | $\begin{gathered} 200 \\ 20 \\ 32 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~s} \\ & \Omega \\ & \Omega \end{aligned}$ |
| Horizontal Oscillator Characteristics (Term.15): Free-Running Frequency $f_{0}$ Free-Running Frequency $f_{0}$ Oscillator Cut-out Voltage Oscillator Pull-in Range Phase Control (Note 2) | No sync input $\mathrm{V}^{+}=4.5 \mathrm{~V}$ <br> $\mathrm{V}^{+}$varied |  | $\begin{gathered} 15.625 \\ \text { (Note 1) } \\ 4.0 \\ \pm 1.0 \end{gathered}$ | $\begin{gathered} 16.41 \\ 17.19 \\ \\ 15 \end{gathered}$ | $\begin{gathered} \mathrm{kHz} \\ \mathrm{kHz} \\ \mathrm{~V} \\ \mathrm{k} \mathrm{~Hz}^{2} \\ \mu \mathrm{~s} \end{gathered}$ |

Note 1: Free-running frequency at 12 V adjusted to 15.625 kHz .
Note 2: External delay between the leading edge of output pulse at Term. 3 and the start of the horizontal flyback pulse.


## TV Horizontal Processors

CA1391E - Positive Horizontal Sawtooth Input
CA1394E - Negative Horizontal Sawtooth Input

## Features:

- Internal shunt regulator
- Linear balanced phase detector
- Preset hold control capability
- $\pm 300-\mathrm{Hz}$ pull-in (typ.)
- Low thermal frequency drift
- Small static phase error
- Variable output duty cycle
- Adjustable dc loop gain

The RCA-CA 1391E and CA 1394E are monolithic integrated circuits designed for use in the low-level horizontal section of monochrome or color television receivers. Functions include a phase detector, an oscillator, a regulator, and a pre-driver.
The CA1391E and CA1394E are electrically equivalent and pin compatible with industry types 1391 and 1394 in similar packages.
These types are supplied in an 8 -lead dual-inline plastic (Mini-DIP) package, and operate over an ambient temperature range of 0 to $+85^{\circ} \mathrm{C}$.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

| DC SUPPLY CURRENT |
| :--- |
| DC OUTPUT VOLTAGE |$.. \quad . \quad . \quad . \quad . ~ 40 \mathrm{~mA}$ DEVICE DISSIPATION:

Up to $T_{A}=25^{\circ} \mathrm{C}$. . . . 625 mW

Above $T_{A}=25^{\circ} \mathrm{C}$ derate linearly . $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating . . . . . . . . 0 to $+85^{\circ} \mathrm{C}$
Storage . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$.
( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case
for 10 seconds max. $+260^{\circ} \mathrm{C}$ $200^{\circ} \mathrm{C} / \mathrm{W}$


Fig. 1 - Functional block diagram of the CA1391E, CA1394E.

## Linear Integrated Circuits

CA1391E, CA1394E


Fig. 2 - Schematic diagram of CA1391E, CA1394E.


Fig. 3 - DC test circuit.


Fig. 2 - Schematic diagram of CA1391E, CA1394E (Cont'd).


Fig. 4 - Typical circuit application.

## Linear Integrated Circuits

CA1391E, CA1394E

## ELECTRICAL CHARACTERISTICS at $\mathbf{T A}_{\mathbf{A}}=\mathbf{2 5}^{\mathbf{\circ}} \mathbf{C}$ (See Fig.3)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Voltage | $\begin{aligned} & \text { S1, S5, S6 = } 2 \\ & \text { S2, S3, S4, S7, S8 = } 1 \\ & \text { Measure term. } 6 \text { to Gnd } \end{aligned}$ | 8 | - | 9 | V |
| Free-Running Frequency | $\begin{aligned} & \hline S 1, S 5, S 6=2 \\ & S 2, S 3, S 4, S 7, S 8=1 \end{aligned}$ <br> Counter to term. 1 | 14734 | - | 16734 | Hz |
| Output Leakage | $\begin{aligned} & \hline S 2, S 3, S 6, S 8=1 \\ & S 1, S 4, S 5, S 7=2 \\ & \text { Measure term. } 1 \text { to } 25 \mathrm{~V} \\ & \hline \end{aligned}$ | - | 10 | - | mV |
| Output Saturation | $\begin{aligned} & \text { S2, S3, S5, S6, S8 = } 1 \\ & \text { S1, S4, S7 = } 2 \\ & \text { Measure term. } 1 \text { to Gnd } \end{aligned}$ | - | 60 | - | mV |
| Phase Detector Bias | $\begin{aligned} & \text { S2, S5, S6, S8 = } 1 \\ & S 1, S 3, S 4, S 7=2 \\ & \text { Measure term. } 3 \text { to Gnd } \end{aligned}$ | - | 1.9 | - | V |
| Phase Detector Leak | $\begin{aligned} & \text { S5, S8 }=1 \\ & S 1, S 2, S 3, S 4, S 6, S 7=2 \\ & \text { Measure term. } 5 \text { to }+4 V \end{aligned}$ | -2 | - | +2 | mV |
| Phase Detector Low | $\begin{aligned} & \text { S1, S5, S8 = } 1 \\ & S 2, S 3, S 4, S 6, S 7=2 \\ & \text { Measure term. } 5 \text { to }+4 \mathrm{~V} \end{aligned}$ | -0.55* | - | - | V |
| Phase Detector High | $\begin{aligned} & \text { S1, S5, S6, S8 = } 1 \\ & S 2, S 3, S 4, S 7=2 \\ & \text { Measure term. } 5 \text { to }+4 \mathrm{~V} \end{aligned}$ | +0.55* | - | - | V |
| Phase Detector Balance | $\mathrm{V}_{\text {DET2 }}+\mathrm{V}_{\text {DET3 }}$ | -100 | - | +100 | mV |
| Sync Diode | $\begin{aligned} & \text { S1, S2, S3, S4, S6, S7 = } \\ & \text { S5, S8 }=2 \end{aligned}$ | 0.3 | - | 1.2 | V |
| Static Phase Error | See Fig. 4 | - | 0.5 | - | $\mu \mathrm{s}$ |
| Oscillator Pull-in Range |  | - | $\pm 300$ | - | Hz |
| Oscillator Hold-in Range |  | - | $\pm 900$ | - | Hz |

* Polarity reversed in the CA1391.


Fig. 5 - Duty cycle at the pre-drive output (term. 1) as it is affected by the input at term. 8.

## TV/CATV Circuits

## CA1391E, CA1394E

## CIRCUIT OPERATION

(See schematic diagram, Fig.2)
The CA1391 and CA1394 contain the oscillator, phase detector, and predriver sections necessary for the television horizontal oscillator and AFC loop.
The oscillator is an RC type with terminal 7 used to control the timing. If it is assumed that 07 is initially off, then an external capacitor connected from terminal 7 to ground charges through an external resistance connected between terminals 6 and 7. As soon as the voltage at terminal 7 exceeds the potential set at the base of 08 by resistors R11 and R12, Q7 turns on, and Q6 supplies base current to O 5 and $\mathrm{Q10}$. Transistor Q 5 discharges the capacitor through R4 until the base bias of $\mathrm{Q7}$ falls below that of Q8, at which time, 07 turns off, and the cycle repeats.
The sawtooth generated at the base of Q4 appears across R3 and turn off Q3 whenever the sawtooth voltage rises to a value that exceeds the bias set at terminal 8. By adjusting the potential at terminal 8, the duty cycle at the pre-drive output (terminal 1) may be changed.

The phase detector is isolated from the remainder of the circuit by R31, Z2, Q15 and Q16. The phase detector consists of the comparator Q 22 and Q 23 , and the gated current source Q18. Negative-going sync pulses at terminal 3 turn off Q17, and the current division between Q 22 and 023 is then determined by the phase relationship of the sync and the sawtooth waveform at terminal 4, which is derived from the horizontal flyback pulse. If there is no phase difference between the sync and sawtooth, equal currents flow in the collectors of $\mathbf{Q 2 2}$ and $\mathbf{Q 2 3}$ during each half of the sync pulse period. The current in Q 22 is turned around by current mirror Q20 and Q21 so that there is no net output current at terminal 5 for balanced conditons. When a phase offset occurs, current flows either in or out of terminal 5. In circuit applications, this terminal is connected to terminal 7 through an external low-pass filter, thereby controlling the oscillator.
Shunt regulation for the circuit is obtained by using a $V_{B E}$ and zener multiplier. Resistors R13 and R14 multiply the VBE of Q11, and the ratio of R15 and R16 multiplies the voltage of the zener diode Z 1 .

## Linear Integrated Circuits

## CA3154E



# TV Sync/AGC/Horizontal Signal Processor 

## FEATURES:

- Horizontal oscillator with AFC
- Sync separator with noise immunity
- Strobed AGC system
- IF AGC output
- Delayed outputs for forward or reverse AGC tuners
- Internal noise threshold

The RCA-CA3154E is a monolithic integrated circuit TV signal processor designed for use in color or monochrome receivers. Circuit functions include a horizontal oscillator with AFC, a sync separator, and a key AGC system. The AGC system provides output signals for IF (reverse) and tuner (forward and/or reverse). The wide frequency-range horizontal oscillator has high stability at 503.3 kHz . When the CA3154E is used in conjunction with the CA3157E horizontal/vertical countdown circuit, the need for horizontal and vertical hold controls is eliminated.

- High-impedance video input
- Choice of dual external time constants for sync separator noise immunity
- RF AGC delay externally controlled
- Output short-circuit protection

The CA3154E is supplied in a 16 -lead dual-in-line plastic package.


Fig. 1 - Functional block diagram of CA3154E.

## MAXIMUM RATINGS, Absolute-Maximum Values:

| DC SUPPLY VOLTAGE DEVICE DISSIPATION: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . 750 mW |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| AMBIENT-TEMPERATURE RANGE: |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Operating |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Storage |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LEAD TEMPERATURE (During soldering): <br> At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 s max. . . . . . . . $+265^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



OSCILLATOR DOP TO- BE USEDAS INDICATED IN THE
ELECTRICAL CHARACTERISTICS CHART, WITH COIL
ADJUSTED FOR TYPICAL UNIT TO 503.5 kHz FOR $\mathrm{f}_{6}$ FR
92Cs- 31690

Fig. 2 - Electrical characteristics test circuit.


Fig. 3 - Typical operation of AGC circuits using the CA3154E.

## Linear Integrated Circuits

CA3154E
ELECTRICAL CHARACTERISTICS, at $T_{A}=25^{\circ} \mathrm{C}$, terminal 5 to Gnd, and terminal 9 to +12 V unless otherwise specified.

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Terminals Connected As Shown Below |  |  |  |  |
|  |  | Min. | Typ. | Max. |  |
| Power Supply Current, I9 | Measure (9) | 10 | - | 22 | mA |
| Video Inverter Voltage, $\mathrm{V}_{2}$ | (1) to $+14 \mathrm{~V},(2) 12 \mathrm{k} \Omega$ to Gnd, <br> (3) $27 \mathrm{k} \Omega$ to Gnd, Measure (2) | 5.2 | - | 6.4 | V |
| Sync Separator High Output Voltage, $\mathrm{V}_{3} \mathrm{H}$ | Same as above | 10.7 | - | - | V |
| Sync Separator Low Output Voltage, $V_{3 L}$ | (1) to +4 V , (3) $27 \mathrm{k} \Omega$ to Gnd , Measure (3) | - | - | 1.3 | V |
| Video Noise Clamp Voltage, $V_{3}$ Clamp | (1) to +3.1 V , (3) $27 \mathrm{k} \Omega$ to Gnd, Measure (3) | 10.7 | - | - | V |
| AGC Discharge Current, $I_{15}$ Discharge | (1) to +4.4 V , (2) $10 \mathrm{k} \Omega$ to Gnd, (15) $470 \Omega$ to +6 V , (16) $27 \mathrm{k} \Omega$ to 12 V , Measure (15) | 0.6 | - | 1.4 | mA |
| AGC Charge Current. $\mathrm{I}_{15}$ Charge | (1) to +3.45 V , otherwise same as above | -2.1 | - | -4.8 | mA |
| AGC Comparator Leakage, $I_{15}$ Leakage | (1) to +3.45 V , (2) $10 \mathrm{k} \Omega$ to Gnd, (15) $4.7 \mathrm{k} \Omega$ to +6 V , Measure (15) | -20 | - | +20 | $\mu \mathrm{A}$ |
| AGC Threshold Voltage, $\mathrm{V}_{1 \mathrm{TH}}$ | Adj. (1) for $\mathrm{I}_{15}=0 \pm 0.1 \mathrm{~mA}$, (2) $10 \mathrm{k} \Omega$ to $\mathrm{Gnd},(15) 4.7 \mathrm{k} \Omega$ to +6 V , (16) $27 \mathrm{k} \Omega$ to +12 V , <br> Measure (1) | 3.8 | 4 | 4.3 | V |
| Minimum IF AGC, $\mathrm{V}_{13 \mathrm{~L}}$ | $\begin{aligned} & \text { (11) } 10 \mathrm{k} \Omega \text { to } \mathrm{Gnd}, \text { (12) } 10 \mathrm{k} \Omega \text { to } \\ & +12 \mathrm{~V} \text {, (13) } 22 \mathrm{k} \Omega \text { to }+5 \mathrm{~V},(14) \\ & 1 \mathrm{k} \Omega \text { to }+2.95 \mathrm{~V} \text {, (16) } 1 \mathrm{k} \Omega \text { to } \\ & +2.2 \mathrm{~V} \text {, Measure (13) } \end{aligned}$ | 0.75 | - | 1.25 | V |
| Forward Tuner AGC Leakage Current, I 11 Leakage | (11) $10 \mathrm{k} \Omega$ to Gnd, (12) $10 \mathrm{k} \Omega$ to $12 \mathrm{~V},(13) 2.2 \mathrm{k} \Omega$ to +5 V , (14) $1 \mathrm{k} \Omega$ to $+2.95 \mathrm{~V},(15) 1 \mathrm{k} \Omega$ to +5.3 V , Measure (11) | -20 | - | +20 | $\mu \mathrm{A}$ |
| Reverse Tuner AGC Leakage, $\mathrm{I}_{12} \text { Leakage }$ | Same as above, but Measure (12) | -10 | - | +10 | $\mu \mathrm{A}$ |
| IF AGC High Voltage, $V_{13 H}$ | Same as above, but Measure (13) | 3.65 | - | 4.15 | V |
| Forward Tuner AGC Low Voltage, $\mathrm{V}_{11 \mathrm{~L}}$ | (11) $3.6 \mathrm{k} \Omega$ to Gnd, (12) 3.16 $\mathrm{k} \Omega$ to +12 V , (13) $2.2 \mathrm{k} \Omega$ to +5 V , (14) $1 \mathrm{k} \Omega$ to +2.95 V , (15) $1 \mathrm{k} \Omega$ to +7.9 V , Measure (11) | 0.8 | - | 3.2 | V |
| Reverse Tuner AGC Low Voltage, $\mathrm{V}_{12 \mathrm{~L}}$ | Same as above, but Measure (12) | 1.65 | - | 3.25 | V |
| Maximum IF AGC Voltage, $V_{13 H}$ | (11) $10 \mathrm{k} \Omega$ to Gnd, (12) $10 \mathrm{k} \Omega$ to +12 V , (13) $2.2 \mathrm{k} \Omega$ to +5 V , (14) $1 \mathrm{k} \Omega$ to +2.95 V , (15) $1 \mathrm{k} \Omega$ to +7.9 V , Measure (13) | 4.85 | - | 5.2 | V |

## (continued)

ELECTRICAL CHARACTERISTICS, at $T_{A}=25^{\circ} \mathrm{C}$, terminal 5 to Gnd, and terminal 9 to +12 V unless otherwise specified.

| CHARACTERISTIC | TEST CONDITIONS <br> Terminals Connected As Shown Below | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  | Min. | Typ. | Max. |  |
| Phase Detector Leakage Current, $\mathrm{I}_{10 \mathrm{~L}}$ | (2) $10 \mathrm{k} \Omega$ to Gnd, (3) to Gnd, (4) $5 \mathrm{k} \Omega$ to +3.8 V , (10) $10 \mathrm{k} \Omega$ to +6 V , Limit Gnd at (3) to 10 sec ., Measure 10 | -5 | - | +5 | $\mu \mathrm{A}$ |
| Phase Detector Bias Voltage, - $V_{4}$ |  | 2.65 | - | 3.1 | V |
| Oscillator Output Voltage, $\mathrm{V}_{6}$ | Connect osc-loop shown in test circuit to (6),(7),(8); (3) to Gnd for 10 sec . max., Measure (6) | 0.6 | - | 1.6 | $V_{\text {p-p }}$ |
| Oscillator Free-Running Frequency $\mathrm{f}_{6}$ FR | Same as above | 475 | - | 535 | kHz |
| Oscillator Frequency High, ${ }_{6} 6 \mathrm{H}$ | Connect osc-CKT shown in test CKT to (10),(7),(8); (2) $10 \mathrm{k} \Omega$ to Gnd, (4) $5 \mathrm{k} \Omega$ to +18 V , <br> Measure (6) | 520 | - | - | kHz |
| Oscillator Frequency Low, ${ }^{f} 6 \mathrm{~L}$ | Same as above except <br> (4) $5 \mathrm{k} \Omega$ to +3.8 V | - | - | 485 | kHz |
| Sync Separator Short Circuit, I3 Max. | (3) $10 \Omega$ to Gnd 10 sec. max. | - | - | 40 | mA |
| Oscillator Output Short Circuit, I8 Max. | (8) $10 \Omega$ to Gnd for 10 sec . max. <br> (3) $10 \Omega$ to $G$ nd for 10 sec . max. | - | - | 130 | mA |



Fig. 4(a) - Schematic of sync separator section of the CA3154E.

## Linear integrated Circuits

## CA3154E



Fig. 4(b) - Schematic of AGC section of the CA3154E


Fig. 4(c) - Schematic of AFC-oscillator section of the CA3154E.


Fig. 5 - Typical application of the CA3154E.

## Linear Integrated Circuits

## CA3157E



# TV Horizontal/Vertical Countdown Digital Sync System 

FEATURES:

- Dual-Mode Operations:

Standard NTSC signals
Non-standard signals (video games, video tape, etc.)

- Automatic mode recognition
- Clock input
- Vertical ramp (sawtooth) generator
- Vertical amplifier
- Horizontal drive pulse output
- Vertical blanking generator ■ Ratio-voltage regulator

The RCA-CA3157E is a monolithic $1^{2}$ L integrated circuit TV digital sync system designed for use in consumer applications. It features dual-mode operation and accepts either standard NTSC signals or non-standard signals. An automatic mode-recognition system forces the CA-3157E into the standard mode for NTSC signals or into the nonsynchronous mode for non-standard sync signals. Other on-chip functional blocks include a vertical-ramp (sawtooth) generator, a vertical amplifier, a ratio-voltage regulator, and a countdown and phasing circuit that eliminates the need for an external vertical-hold control.

- Excellent noise immunity
- Inherent interlace for NTSC signals
- Vertical-hold control eliminated
- Supply-voltage range $=8.6$ to 14.2 V
- Rapid pull-in
- Cochannel sync lockout for NTSC signals
- ${ }^{2} L$ logic

The CA3157E is supplied in the 14 -lead dual-in-line plastic package


Fig. 1 -Functional block diagram of the CA3157E horizontal/ vertical countdown integrated circuit.
(continued from page 1)
and a countdown and phasing circuit that eliminates the need for an external verticalhold control.

The CA3157E is supplied in the 14-lead inline plastic package.

MAXIMUM RATINGS, Absolute-Maximum Values:


ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$, all switches open unless otherwise specified. See Fig. 2, Test Points 2 and 14 = Gnd

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Amplifier Gain, V6 | S2,S5,S6 Closed, Note 1, Test pt. $1=12 \mathrm{~V}, 16=1 \mathrm{~V}_{\mathrm{RMS}}$ at 1 kHz | 0.178 | 3.16 | $V_{\text {RMS }}$ |
| Horizontal Frequency Divider Ratio, $\mathrm{fg}_{9} \div \mathrm{f}_{11}$ | S3,S7,S8 Closed, Note 7, Test pt. $1=14.4 \mathrm{~V}$, | 32 | 32 | RATIO |
| Horizontal Pulse Width, Term. II | S3,S7,S8 Closed, Notes 9,10, <br> Test pt. $1=8.4 \mathrm{~V}$ | 30 | 37 | $\mu_{\text {s }}$ |
|  | S3,S7,S8 Closed, Notes 9,10,11, <br> Test pt. $1=14.4 \mathrm{~V}$ | 30 | 36 |  |
| Asynchronous Non-Coincident Frequency Divide Ratio, $\mathrm{f}_{9} \div \mathrm{f}_{3}$ | S3,S7,S8 Closed, Notes 9,12,13, <br> 14,15 , Test pt. $1=14.4 \mathrm{~V}$, $8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 10944 | 10944 | RATIO |
| Ramp Charge Pulse Width, Term. 3 | S3,S7,S8 Closed, Notes 13,15 , Test pt. $1=14.4 \mathrm{~V}$, $8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 185 | 315 | $\mu \mathrm{s}$ |
| Asynchronous Coincident Noise Immunity, Hold-Off Freq. Divider Ratio, $\mathrm{f}_{8} \div \mathrm{f}_{3}$ | $\begin{aligned} & \text { Notes } 9,12,13,15,16,17 \text {, } \\ & \text { Test pt. } 1=14.4 \mathrm{~V}, \\ & 8=0.2 \mathrm{~V} \end{aligned}$ | 7872 | 7872 | RATIO |
| Synchronous Divider Ratio, $f_{9} \div f_{3}$ | S3,S7,S8 Closed, Notes 9,13,15, 18,19 , Test pt. $1=14.4 \mathrm{~V}$, $8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 8400 | 8400 | RATIO |
| Ramp Charge Pulse Width, Term. 3 | S3,S7,S8 Closed, Notes 9,10,13, $15,18,20$, Test pt. $1=14.4 \mathrm{~V}$, $8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 192 | 192 | CLOCKS |
| Vertical Blanking Pulse Width, Term. 7 | $\begin{aligned} & \text { S3,S7,S8 Closed, Notes } 9,10,13, \\ & 15,18,21 \text {, Test pt. } 1=14.4 \mathrm{~V}, \\ & 8=0.2,12=1.5 \mathrm{~V} \end{aligned}$ | 608 | 608 | CLOCKS |

## Linear Integrated Circuits

## CA3157E

## (continued from page 2)

ELECTRICAL CHARACTERISTICS at T $_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$, all switches open unless otherwise specified. See Fig. 2, Test Points 2 and $14=$ Gnd

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Mode Recognition Field Count, Freq. Divider Ratio, $f_{9} \div f_{3}$ | S3,S7,S8 Closed, Notes 9,13, $14,15,18,22$, Test pt. $1=14.4 \mathrm{~V}$, $8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ |  |  | RAtio |
|  | Initial Fields 9 Serrations | 8400 | 8400 |  |
|  | First Field, 8 Ser. | 8400 | 8400 |  |
|  | Second Field, 8 Ser. | 8400 | 8400 |  |
|  | Third Field, 8 Ser. | 8400 | 8400 |  |
|  | Fourth Field, 8 Ser. | 8400 | 8400 |  |
|  | Fifth Field, 8 Ser. | 8400 | 8400 |  |
|  | Sixth Field, 8 Ser. | 8400 | 8400 |  |
|  | Seventh Field, 8 Ser. | 10944 | 10944 |  |
|  | Eighth Field, 9 Ser. | 8400 | 8400 |  |
| Confidence of Coincidence <br> Field Count, Freq. <br> Divider Ratio, $\mathrm{f}_{9} \div \mathrm{f}_{3}$ | S3,S7,S8 Closed, Notes 9,13, $15,18,23$, Test pt. $1=14.4 \mathrm{~V}$ $8=0.2 \mathrm{~V}$ |  |  | RATIO |
|  | First Field | 4200 | 4200 |  |
|  | Second Field | 8400 | 8400 |  |
|  | Third Field | 8400 | 8400 |  |
|  | Fourth Field | 8400 | 8400 |  |
|  | Fifth Field | 8400 | 8400 |  |
|  | Sixth Field | 8400 | 8400 |  |
|  | Seventh Field | 8400 | 8400 |  |
|  | Eighth Field | 8400 | 8400 |  |
|  | Ninth Field | 4200 | 4200 |  |

## Notes:

1. Stop clock when terminal 7 is high
2. Stop clock when terminal 9 is low
3. Stop clock when terminal 9 is high
4. Stop clock when terminal 7 is low
5. Stop clock when terminal 11 is high
6. Stop clock when terminal 11 is low
7. Clock frequency $=600 \mathrm{kHz}$; clock amplitude: low $\leqslant 0.45 \mathrm{~V}$, high $\geqslant 0.95 \vee(5 \mathrm{~V}$ max. $)$
8. Frequency at terminal 9 (clock) divided by frequency at terminal 11 (hor. out)
9. Clock frequency $=500 \mathrm{kHz}$, clock amplitude same as in note 7
10. Pulse width measured at 2 V point on output waveform
11. Total capacity $=50 \mathrm{pF}$ when measuring pulse width
12. Sync serrations $=8$ (See Fig. 4)
13. Sync amplitude: low state $\leqslant 1.2 \mathrm{~V}$; high state $\geqslant 4 \vee(6 \vee \max$. with positive sync tips)
14. Frequency at terminal 9 (clock) divided by frequency at terminal 3 (ramp control)
15. Initialize or repeat initialization procedure before doing this test (See Fig. 2)
16. Apply a pulse 1 clock wide, 7808 clocks after first positive transition at terminal 3 (See Fig. 5)
17. Default count determined by $684 \times 16(\mathrm{H})=10944$
18. Sync serrations $=9$
19. Hold-off count determined by $492 \times 16(H)=7872$
20. Number of clocks occurring within ramp gate period (See Fig. 6)
21. Number of clocks occurring during the blanking gate period (See Fig. 7)
22. This series of tests checks the mode recognition circuit. The first test after initialization applies 9 serrations at the sync input terminal. The IC should go to the synchronous count ratio of 8400. During the next seven fields only 8 serrations are applied. The CA3157 should maintain the synchronous count ratio of 8400 for the first six fields. At the seventh field the CA3157 should go to default count of 10944. The test concludes with a 9 serration input. The CA3157 should revert to a synchronous count of 8400 (See Fig. 8)
23. This test checks the operation of the out-of-sync detector by applying out-of-phase sync pulses to terminal 12. The CA3157 will count eight fields before resetting to the sync pulse (See Fig. 9)

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=12 \mathrm{~V}$, Switches open unless otherwise specified. See Fig. 2. Test Points $\mathbf{2 , 8 , 1 2}$, and 14 grounded unless otherwise specified

| CHARACTERISTIC | TEST CONDITIONS | CONNECT TEST POINTS AS SHOWN BELOW |  |  |  |  |  |  |  | LIMITS |  | $\begin{aligned} & \hline \mathbf{U} \\ & \mathbf{N} \\ & \mathbf{I} \\ & \mathbf{T} \\ & \mathbf{S} \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TEST POINT NOS. |  |  |  |  |  |  |  |  |  |  |
|  |  | 1 | 3 | 4 | 5 | 6 | 10 | 11 | 13 | Min. | Max. |  |
| Ratio Regulator Voltage, $\mathrm{V}_{4}$ : Load | S2 Closed, Note 1 | 12 V |  | $\begin{array}{\|c\|} \hline-20 \\ \mathrm{~mA} \\ \hline \end{array}$ | 2 V |  |  |  |  | 4.9 | 5.5 | V |
| No Load |  | 14.4 V |  |  | 2 V |  |  |  |  | 5.8 | 6.8 |  |
| Vertical Blanking Output, $\mathrm{V}_{7}$ : Unblanked | S2 Closed, <br> Notes 1,4 | 12 V |  | $\begin{array}{\|c} -20 \\ \mathrm{~mA} \\ \hline \end{array}$ | G |  |  |  |  | 2.5 | 5 | V |
| Blanked |  | 12 V |  |  | G |  |  |  |  | 0.09 | 0.5 |  |
| Horizontal Output Voltage, $\mathrm{V}_{11}$ : <br> High <br> Low | Test pt. $15=8 \mathrm{~V}$, <br> S2 Closed, <br> Notes 5,6 | 14.4 |  |  | G |  |  |  |  | 7 | 8.1 | V |
|  |  | 12 V |  |  | G |  |  | $\begin{array}{\|l\|} \hline 20 \\ \mathrm{~mA} \\ \hline \end{array}$ |  | 0.09 | 0.32 |  |
| Vertical Output Voltage, $\mathrm{V}_{6}$ : Off | S4 Closed, Note 1 | 12V |  |  | G | $\begin{array}{\|c\|} \hline 1 \\ \mathrm{~mA} \\ \hline \end{array}$ |  |  |  | 0.6 | 1.4 | V |
| On | S3 Closed, Note 1 | 12V | G |  |  | $\begin{array}{\|l\|} \hline-20 \\ \mathrm{~mA} \\ \hline \end{array}$ |  |  |  | 3.1 | 5.1 |  |
| Difference Voltage, V3-V5 | S2 Closed, Note 1 | 12 V |  |  | 4 V | $\begin{array}{\|l\|} \hline-20 \\ \mathrm{~mA} \\ \hline \end{array}$ |  |  |  | -0.15 | 0.15 | V |
| Supply Current, I1 | S2 Closed, Note 1 | 14.4 V |  |  | 2 V |  |  |  |  | 10 | 35 | mA |
| Clock Input Current, I9: Clock High | S2 Closed, Note 3 | 14.4 V |  |  | 2 V |  |  |  |  | 65 | 150 | $\mu \mathrm{A}$ |
| Clock Low | S2 Closed, Note 2 | 14.4 V |  |  | 2 V |  |  |  |  | -7 | 7 |  |
| Composite Sync Input Current, I13: Sync High Sync Low | S2 Closed, Note 3 | 12 V |  |  | 2 V |  |  |  | 4 V | 100 | 700 | $\mu \mathrm{A}$ |
|  |  | 14.4 V |  |  | 2 V |  |  |  | OV | -25 | 25 |  |
| Forced Asynchronous Current, I8 | S2 Closed, Note 3, <br> Test pt. $8=4.5 \mathrm{~V}$ | 12 V |  |  | 2V |  |  |  |  | 100 | 700 | $\mu \mathrm{A}$ |
| Ramp Current, I3 | S3 Closed, Note 1, <br> Test pt. $2=50 \mu \mathrm{~A}$ | 12 V | 4.5 V |  |  |  |  |  |  | 45 | 57 | $\mu \mathrm{A}$ |
| $\triangle$ Ramp Current, $\Delta$ I3 | S3 Closed, Note 1, <br> Test pt. $2=\mathbf{5 0} \mu \mathrm{A}$ | 12V | 1.5 V |  |  |  |  |  |  | -3 | 3 | $\mu \mathrm{A}$ |
| Async Time Constant Current, I10: Charge Discharge | S2 Closed, Note 4 | 12 V |  |  | 2 V |  | 3 V |  |  | 10 | 40 | $\left\|\begin{array}{l} \mu \mathrm{A} \\ \mathrm{~mA} \end{array}\right\|$ |
|  |  | 12V |  |  | 2 V |  | 4.5 V |  |  | 1 | 5 |  |
| Vert. Sync. Input Current, I12: Normal | S2 Closed, Note 4, Test pt. $12=2.3 \mathrm{~V}$ | 12 V |  |  | 2 V |  |  |  |  | 75 | 300 | $\mu \mathrm{A}$mA |
| Overdrive | S2 Closed, Note 4 , Test pt. $12=3 \mathrm{~V}$ | 12 V |  |  | 2 V |  |  |  |  | 0.1 | 3 |  |

## Linear Integrated Circuits

## CA3157E



Fig. 2 - Electrical characteristics test circuit.


NOTE: STOP CLOCK AT SECOND POSITIVE TRANSITION OF TERM. 3. RETURN TERM. 8 TO GROUND. THIS CLEARS ALL INTERNAL COUNTERS.

92cs-31682
Fig. 3 - Initialization timing diagram (applies to all tests referenced to Note 15).


Fig. 4 - Asynchronous non-coincident divide ratio (applies to all tests referenced to Note 12).


Fig. 5 - Asynchronous coincident noise immunity hold-off lapplies to test referenced to Note 16).


Fig. 6 - Synchronous non-coincident divider ratio and ramp gate pulse width (applies to test referenced to Note 20).


Fig. 7 - Blanking synchronous divider ratio and blanking pulse width
(applies to test referenced to Note 21).


Fig. 8 - Mode recognition field count test lapplies to test referenced to Note 22).


Fig. 9 - Out-of-sync detector test for confidence of coincidence field count at terminal 3 (applies to test referenced to Note 23).

## Circuit Operation

Fig. 1 shows the major functional elements of the CA3157E. An external oscillator (CA3154E) supplies an input to terminal 9 of the CA3157E that is 32 times the horizontal rate. An internal divide-by-16 counter converts this input $\left(32 f_{H}\right)$ to ${ }^{2 f} f_{H}$ for use elsewhere in the CA3157E. This ${ }^{2 f_{H}}$ signal is further divided to $f_{H}$, which is available at terminal 11 to drive the horizontal deflection circuits. A divide-by- 525 counter further divides the ${ }^{2 f} \mathrm{H}$ signal to generate the vertical ramp generator timing pulses and the vertical blanking pulse.

A phasing circuit (part of the mode recognition and vertical regeneration circuits) insures that the 525 counter is reset in coincidence with the vertical sync. It does this by comparing the internally generated vertical pulse with an external integrated vertical sync signal applied to terminal 12. The automatic mode recognition circuit forces the CA3157E into the standard mode for NTSC signals or into the non-synchronous mode for non-standard sync signals such as video games. An input control signal
(or no connection) at terminal 8 places the CA3157E into non-synchronous operation.

The vertical retrace signal is converted to a ramp if a capacitor is connected between terminal 3 and ground. The slope of the ramp corresponds to vertical size and is controlled by changing the input current to terminal 2. The ramp is connected to the inverting input of a difference amplifier. The output of this amplifier is connected to terminal 6, and is used to drive the vertical output stage. The non-inverting input of the amplifier is at terminal 5 , and a voltage derived from the yoke current may be applied to this terminal for improvement of linearity.
The pulse width of the vertical blanking signal at terminal 7 is 608 clocks wide in the synchronous mode, and is adjustable in width by changing the monostable rc network at terminal 10 for the non-synchronous mode.
The proportional voltage regulator output at terminal 4 is about $43 \%$ of the supply voltage at terminal 12. The maximum external load current is 20 mA peak.

## Linear Integrated Circuits

## CA3159E



## Horizontal Processor and AGC Detector

## FEATURES:

- AGC voltage
- Separated sync

■ 31.5 kHz oscillator

- Gates $A G C$ and sync for noise immunity

The CA3159E is a monolithic integrated circuit designed for use as a horizontal processor and AGC detector in color or black-and-white TV receivers. It performs the functions of AGC, sync separation, and noise immunity, and a 31.5 kHz
oscillator is provided for use with vertical-countdown circuits.

The CA3159E is supplied in a 16 -lead dual-in-line plastic package.


Fig. 1 - Functional block diagram of CA3159E.

MAXIMUM RATINGS, Absolute-Maximum Values:


ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=\mathbf{2 8} \mathrm{V}$, all switches open unless otherwise specified. (See Fig. 2)

| CHARACTERISTIC | TEST CONDITIONS | TERM. <br> MEAS. | TYPICAL <br> VALUES | UNITS |
| :--- | :--- | :---: | :---: | :---: |
| AGC Voltage | S1, S9 closed | 1 | 1.85 | V |
| Noise Inverter ${ }^{1}$ | S2, S9 closed | 1 | 0.7 | V |
| Shift Threshold ${ }^{1}$ | S2, S3 closed | 1 | 20 | V |
| Sync Level | S1, S9 closed | 4 | 18 | V |
| Positive Pulse ${ }^{2}$ | S5 closed | 7 | 25 | V |
| Positive Sawtooth ${ }^{3}$ | S5, S6 closed | 8 | 3 | V |
| Sync Low | S3, S4 closed | 6 | 1.5 | V |
| Supply Current |  | 16 | 20 | mA |
| Free-Running Freq. ${ }^{4}$ | S7,S8,S9 closed | 15 | 31.5 | kHz |
| Duty Cycle | S7,S8,S9 closed | 15 | 48 | $\%$ |

1. $A=3 V, B=1.2 \mathrm{~V},-1 \mathrm{~mA}$ to term. 1
2. $C=0.2 \mathrm{~mA}$
3. $C=0.2 \mathrm{~mA}, \mathrm{D}=5 \mathrm{~mA}$
4. Adjust $\mathrm{LI}, \mathrm{V}^{+}=20 \mathrm{~V}$

CA3159E TERMINAL ASSIGNMENT


Fig. $2-D C$ test circuit.

## Linear Integrated Circuits

## CA3159E



Fig. 3 - Schematic diagram of the CA3159E.

## Circuit Description

The negative sync video input at terminal 3 is the detected video if. This video signal is buffered and $\mathrm{V}_{\text {be }}$ compensated by emitterfollowers Q28, Q27, and Q26. The buffered video signal is applied between the base of Q 21 and a temperature-stable $2 \cdot \mathrm{~V}$ reference. $\mathbf{0} 21$ is normally in saturation, and the negative sync pulse imparts a positive swing to the base of Q 20 . Q20 is used as a peak rectifier driving a capacitor at terminal 1. The voltage at terminal 1 is the AGC control voltage that sets the if gain such that the sync pulses drop to just below the 2 V level, driving Q21 out of saturation.

The above description is for a normal video signal; the presence of noise pulses more negative than the sync tip level would lower the gain to that level, thus disturbing the picture. A gated noise-inversion threshold is provide at the base of Q 32 to compensate for these noise pulses. The threshold is about 1.5 V during trace time, but is reduced to about 1 V during coincidence of the sync and flyback pulses. When the video signal is more negative than the noise threshold, Q32 conducts and putls the base and emitter of Q 30 low. Without noise, Q 23 conducts 0.5 mA with its collector at 7 V , which holds

Q22 in cutoff. Q23 has an emitter load provided by an external $1 \mathrm{k} \Omega$ resistor and a series capacitor: when its base is switched low, its collector switches high. The resulting flow of current in Q23 overrides the normal negative-going pulse in the direct signal path and holds $\mathbf{Q} 21$ in saturation.

The video input to terminal 3 also operates the sync channel, beginning with Q31. Because Q32 is normally cut off, Q31 acts as an amplifer with a moderate gain to its collector, and a positive sync signal appears at terminal 4 If the noise pulse is more negative than the noise threshold at the base of Q32, the base of Q30 is pulled down as discussed above. In addition to operating the AGC noise inverter, the Q30 current passes through Q25 to the amplifier load resistor, R35, and cancels the potentially positive pulse at that point.

The positive sync signal at terminal 4 is coupled through an RC network to terminal 5 for sync separation. In essence, the network permits Q38 to clamp the positive peaks, so the most positive part of the signal is amplified by O38 while the rest is beyond cutoff. The separated sync, a negative pulse at the collector of Q38, follows two paths. First, the sync operates an output driver to terminal

## CIRCUIT DESCRIPTION (cont'd)

6. which drives the outboard diode phase detector. Second, the negative pulse cuts off the current through Q36, which otherwise holds Q35 in saturation, thus enabling a current in R41 to turn Q34 on and thereby shift the noise threshold voltage.
Terminal 7 receives a positive flyback pulse that supplies R41 with the signal to complete the coincidence gate that alters the noise threshold when sync and flyback pulses are in phase. The buffered and clipped flyback pulse also turns $\mathbf{Q 4 3}$ on, which, in conjunction with an external integrating capacitor, forms a sawtooth waveform. This sawtooth (at flyback rate) is phase compared with the sync pulse that was separated from the video input.
The phase detector works against an internal bias point brought out to terminal 10, and the phase detector output applied to terminal 11 is slightly positive or negative relative to terminal 10. This voltage differential with
terminal 10 determines the division of current between Q9 and Q10, which are part of the voltage controlled oscillator. The oscillator consists of the current source Q11, differential amplifier Q12 and Q13, and differential amplifier Q9 and Q10. The frequency is determined primarily by a series LC circuit connected between terminals 13 and 14 (terminals 12 and 13 have resistor loads to the positive supply). If the entire oscillator current passes through Q10 to terminal 13, the oscillator operates at the frequency at which the phase shift in the LC circuit is zero. If the current is sent through $\mathbf{Q 9}$ to terminal 12, however, it must go through an external capacitor between terminals 12 and 13 and then through the original LC circuit and the circuit is tuned differently. Intermediate proportions of current division will produce intermediate oscillator frequencies. The oscillator current output from $\mathbf{Q 1 2}$ provides base drive for the 31.5 kHz output at terminal 15.

## Linear Integrated Circuits

## CA3190E



# TV Horizontal/Vertical Countdown Digital Sync System 

Features:

- Dual-Mode operation:

625-line standard and
non-standard signals

- Automatic mode recognition

The RCA-CA3190* is a monolithic $1^{2} L$ integrated circuit TV digital sync system designed for use in 625-line applications. It features dual-mode operation and accepts either standard signals ( $B$ and $G$ or equivalent)** or non-standard signals. An automatic mode-recognition system forces the CA3190 into the synchronous mode for standard signals or into the non-synchronous mode for non-standard sync signals. Other on-chip functional blocks include a vertical-ramp (sawtooth) generator, a vertical amplifier, a ratio voltage regulator, and a countdown and phasing circuit that eliminates the need for an external vertical-hold control.
The CA3190 is supplied in the 14 -lead dual-in-line plastic package.

## - Clock input

- Vertical ramp (sawtooth) generator
- Vertical amplifier
- Vertical blanking generator
- Horizontal drive pulse output
- Ratio-voltage regulator
- Excellent immunity to noise and interference
- Inherent interlace for standard signals
- Vertical-hold control eliminated
- Supply-voltage range $=8.6$ to 14.2 V
- Rapid pull-in
$-I^{2} \mathrm{~L}$ logic

[^46]

Fig. 1 - Functional block diagram of the CA3190 horizontal/vertical countdown integrated circuit.

MAXIMUM RATINGS, Absolute-Maximum Values:


ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{A}=25^{\circ} \mathrm{C}$, all switches open unless otherwise specified. See Fig. 2, Test Points 2 and 14 = Gnd

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Amplifier Gain, V6 | S2,S5,S6 Closed, Note 1, Test pt. $1=12 \mathrm{~V}, 16=1 \mathrm{~V}_{\mathrm{RMS}}$ at 1 kHz | 0.178 | 3.16 | $V_{\text {RMS }}$ |
| Horizontal Frequency Divider Ratio, $\mathrm{fg}_{9} \div \mathrm{f}_{11}$ | S3,S7,S8 Closed, Note 7, Test pt. $1=14.4 \mathrm{~V}$, | 32 | 32 | RATIO |
| Horizontal Pulse Width, Term. II | S3,S7,S8 Closed, Notes 9,10, Test pt. $1=8.4 \mathrm{~V}$ | 30 | 37 | $\mu \mathrm{s}$ |
|  | S3,S7,S8 Closed, Notes 9,10,11, <br> Test pt. $1=14.4 \mathrm{~V}$ | 30 | 36 |  |
| Asynchronous Non-Coincident Frequency Divide Ratio, $\mathrm{f}_{9} \div \mathrm{f}_{3}$ | S3,S7,S8 Closed, Notes 9,12,13, 14,15 , Test pt. $1=14.4 \mathrm{~V}$, $8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 10944 | 10944 | RATIO |
| Ramp Charge Pulse Width, Term. 3 | S3,S7,S8 Closed, Notes 13,15 , Test pt. $1=14.4 \mathrm{~V}$, $8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 185 | 315 | $\mu \mathrm{s}$ |
| Asynchronous Coincident Noise Immunity, Hold-Off Freq. Divider Ratio, $\mathrm{f}_{8} \div \mathrm{f}_{3}$ | Notes $9,12,13,15,16,17$, <br> Test pt. $1=14.4 \mathrm{~V}$. $8=0.2 \mathrm{~V}$ | 7872 | 7872 | RATIO |
| Synchronous Divider Ratio, $\mathrm{f}_{9} \div \mathrm{f}_{3}$ | $\begin{aligned} & \text { S3,S7,S8 Closed, Notes } 9,13,15, \\ & 18,19, \text { Test pt. } 1=14.4 \mathrm{~V}, \\ & 8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V} \end{aligned}$ | 10000 | 10000 | RATIO |
| Ramp Charge Pulse Width, Term. 3 | $\begin{aligned} & \text { S3,S7,S8 Closed, Notes } 9,10,13, \\ & 15,18,20, \text { Test pt. } 1=14.4 \mathrm{~V}, \\ & 8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V} \\ & \hline \end{aligned}$ | 192 | 192 | CLOCKS |
| Vertical Blanking Pulse Width, Term. 7 | S3, 57, S8 Closed, Notes 9,10,13, <br> $15,18,21$, Test pt. $1=14.4 \mathrm{~V}$, $8=0.2,12=1.5 \mathrm{~V}$ | 608 | 608 | CLOCKS |

## Linear Integrated Circuits

## CA3190E

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$, all switches open unless otherwise specified. See Fig. 2, Test Points 2 and $14=$ Gnd

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Mode Recognition Field Count, Freq. Divider Ratio, $\mathrm{f}_{9} \vdots_{\mathrm{f}}^{3}$ | S3,S7,S8 Closed, Notes 9,13, $14,15,22$, Test pt. $1=14.4 \mathrm{~V}$, $8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ |  |  | RATIO |
|  | Initial Fields 8 Serrations | 10000 | 10000 |  |
|  | First Field, 7 Ser. | 10000 | 10000 |  |
|  | Second Field, 7 Ser. | 10000 | 10000 |  |
|  | Third Field, 7 Ser. | 10000 | 10000 |  |
|  | Fourth Field, 7 Ser. | 10000 | 10000 |  |
|  | Fifth Field, 7 Ser. | 10000 | 10000 |  |
|  | Sixth Field, 7 Ser. | 10000 | 10000 |  |
|  | Seventh Field, 7 Ser. | 10944 | 10944 |  |
|  | Eighth Field, 8 Ser. | 10000 | 10000 |  |
| Confidence of Coincidence <br> Field Count, Freq. <br> Divider Ratio, $f_{9} \div f_{3}$ | S3,S7,S8 Closed, Notes 9,13, $15,18,23$, Test pt. $1=14.4 \mathrm{~V}$ $8=0.2 \mathrm{~V}$ |  |  | RATIO |
|  | First Field | 4200 | 4200 |  |
|  | Second Field | 10000 | 10000 |  |
|  | Third Field | 10000 | 10000 |  |
|  | Fourth Field | 10000 | 8.0 |  |
|  | Fifth Field | 10000 | 10000 |  |
|  | Sixth Field | 10000 | 10000 |  |
|  | Seventh Field | 10000 | 10000 |  |
|  | Eighth Field | 10000 | 10000 |  |
|  | Ninth Field | 4200 | 4200 |  |

## Notes:

1. Stop clock when terminal 7 is high
2. Stop clock when terminal 9 is low
3. Stop clock when terminal 9 is high
4. Stop clock when terminal 7 is low
5. Stop clock when terminal 11 is high
6. Stop clock when terminal 11 is low
7. Clock frequency $=600 \mathrm{kHz}$; clock amplitude: low $\leqslant 0.45 \mathrm{~V}$, high $\geqslant 0.95 \vee(5 \mathrm{~V}$ max.)
8. Frequency at terminal 9 (clock) divided by frequency at terminal 11 (hor. out)
9. Clock frequency $=500 \mathrm{kHz}$, clock amplitude same as in note 7
10. Pulse width measured at 2 V point on output waveform
11. Total capacity $=50 \mathrm{pF}$ when measuring pulse width
12. Sync serrations $=8$ (See Fig. 4)
13. Sync amplitude: Iow state $\leqslant 1.2 \mathrm{~V}$; high state $\geqslant 4 \mathrm{~V}(6 \mathrm{~V}$ max. with positive sync tips)
14. Frequency at terminal 9 (clock) divided by frequency at terminal 3 (ramp control)
15. Initialize or repeat initialization procedure before doing this test (See Fig. 2)
16. Apply a pulse 1 clock wide, 7808 clocks after first positive transition at terminal 3 (See Fig. 5)
17. Default count determined by $684 \times 16(H)=10944$
18. Sync serrations $=8$
19. Hold-off count determined by $492 \times 16(H)=7872$
20. Number of clocks occurring within ramp gate period (See Fig. 6)
21. Number of clocks occurring during the blanking gate period (See Fig. 7)
22. This series of tests checks the mode recognition circuit. The first test after initialization applies 8 serrations at the sync input terminal. The IC should go to the synchronous count ratio of 10000. During the next seven fields only 7 serrations are applied. The CA3190 should maintain the synchronous count ratio of 10000 for the first six fields. At the seventh field the CA3190 should go to default count of 10944. The test concludes with an 8 serration input. The CA3190 should revert to a synchronous count of 10000 (See Fig. 8)
23. This test checks the operation of the out-of-sync detector by applying out-of-phase sync pulses to terminal 12. The CA3190 will count eight fields before resetting to the sync pulse (See Fig. 9)

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=12 \mathrm{~V}$, Switches open unless otherwise specified. See Fig. 2. Test Points 2,8,12, and 14 grounded unless otherwise specified


## CA3190E



Fig. 2 - Electrical characteristics test circuit.


NOTE: STOP CLOCK AT SECOND POSITIVE TRANSITION OF TERM. 3. RETURN TERM. 8 TO GROUND. THIS CLEARS ALL INTERNAL COUNTERS.

$$
92 C S-31682
$$

Fig. 3 - Initialization timing diagram lapplies to all tests referenced to Note 15).


92cs-32III
Fig. 4 - Asynchronous non-coincident divide ratio (applies to all tests referenced to Note 12).


Fig. 5 - Asynchronous coincident noise immunity hold-off lapplies to test referenced to Note 161.


Fig. 6 - Synchronous non-coincident divider ratio and ramp gate pulse width (applies to test referenced to Note 20).


Fig. 7 - Blanking synchronous divider ratio and blanking pulse width (applies to test referenced to Note 21).


Fig. 8 - Mode recognition field count test lapplies to test referenced to Note 22).


Fig. 9 - Out-of-sync detector test for confidence of coincidence field count at terminal 3 (applies to test referenced to Note 23).

## Circuit Operation

Fig. 1 shows the major functional elements of the CA3190. An external oscillator (CA3154G) supplies an input to terminal 9 of the CA3190 that is 32 times the horizontal rate. An internal divide-by- 16 counter converts this input $\left(32 f_{H}\right)$ to ${ }^{2 f} f_{H}$ for use elsewhere in the CA3190. This $2 \mathrm{f}_{\mathrm{H}}$ signal is further divided to ${ }_{\mathrm{H}}^{\mathrm{H}}$, which is available at terminal 11 to drive the horizontal deflection circuits. A divide-by- 625 counter further divides the ${ }^{2 f} \mathrm{H}$ signal to generate the vertical ramp generator timing pulses and the vertical blanking pulse.

A phasing circuit (part of the mode recognition and vertical regeneration circuits) insures that the 625 counter is reset in coincidence with the vertical sync. It does this by comparing the internally generated vertical pulse with an external integrated vertical sync signal applied to terminal 12. The automatic mode recognition circuit forces the CA3190 into the synchronous mode for standard signals or into the nonsynchronous mode for non-standard sync signals such as video games. An input control signal (or no connection) at terminal 8 places
the CA3190 into non-synchronous operation.
The vertical retrace signal is converted to a ramp if a capacitor is connected between terminai 3 and ground. The slope of the ramp corresponds to vertical size and is controlled by chariging the input current to terminal 2. The ramp is connected to the inverting input of a difference amplifier. The output of this amplifier is connected to terminal 6, and is used to drive the vertical output stage. The non-inverting input of the amplifier is at terminal 5, and a voltage derived from the yoke current may be applied to this terminal for improvement of linearity.
The pulse width of the vertical blanking signal at terminal 7 is 608 clocks wide in the synchronous mode, and is adjustable in width by changing the monostable rc network at terminal 10 for the non-synchronous mode.
The proportional voltage regulator output at terminal 4 is about $43 \%$ of the supply voltage at terminal 12. The maximum external load current is 35 mA peak.

## CA3202E



# TV Horizontal/Vertical Countdown Digital Sync System 

## Features:

- Automatic forced asynchronous mode to remove jitter
- Improved low voltage start-up operation
- Lower zero-state horizontal-drive pulse output
- Improved symmetry for horizontal-drive output
- Improved automatic standard operation
- Noise detector
- Handles standard NTSC and non-standard signals
- Automatic mode recognition
- Clock input

The RCA CA3202E is an improved version of RCA CA3157. In some video playback units, there are incorrect frequency relationships between horizontal and field frequencies. Automatic forced asynchronous mode eliminates jitter when equalizer pulses are correct, but these incorrect frequency relationships exist.

Automatic standard mode occurs upon detection of nine or more equalizing pulses during a six-line-width vertical driving period after seven fields of coincidence between integrated vertical (IV) sync and internal counter output. Standard mode is retained for seven fields of missing or mutilated vertical sync pulses.
If two or more noise pulses are detected at terminal 12 during a 384 -line active scan time, a noise detector reverts the system to standard mode at the next field of coincidence (without the seven fields of coincidence delay). Thus, the unit stays in standard mode during tuner channel changes.
As in the CA3157, an automatic mode-recognition system places the unit in standard mode for NTSC signals or into non-synchronous mode for non-standard sync signals.
Fig. 1 shows that the chip includes a sawtooth generator, vertical amplifier, ratio-voltage regulator, and a countdown and phasing circuit that eliminates an external vertical hold control.
An external oscillator (CA3154) supplies an input to terminal 9 that is 32 times the horizontal rate. An internal divide-by16 counter converts this input $\left(32 \mathrm{f}_{\mathrm{H}}\right)$ to $2 \mathrm{f}_{\mathrm{H}}$ for use elsewhere. This ${ }^{2 f} \mathrm{H}$ signal is further divided to $\mathrm{f}_{\mathrm{H}}$, which is available at terminal 11 to drive the horizontal deflection circuits. A divide-by-525 counter further divides the ${ }^{2 f} \mathrm{H}$ signal to generate the vertical ramp generator timing pulses and the vertical blanking pulse.
A phasing circuit (part of the mode recognition and vertical regeneration circuits) insures that the 525 counter is reset in coincidence with the vertical sync. It does this by comparing the internally generated vertical pulse with an external integrated vertical sync signal applied to terminal 12. The automatic mode recognition circuit forces the

- Vertical ramp (sawtooth) generator
- Vertical amplifier
- Vertical blanking generator
- Horizontal drive pulse output
- Ratio-voltage regulator
- Inherent interlace for NTSC signals
- Vertical-hold control eliminated
- Supply-voltage range $=10.8$ to 13.2 V
- Rapid pull-in
- Co-channel sync lockout for NTSC signals
- 12 L logic

CA3202E into the standard mode for NTSC signals or into the non-synchronous mode for non-standard sync signals such as video games. An input control signal (or no connection) at terminal 8 places the CA3202E into nonsynchronous operation.
A phasing and timing logic circuit checks to see if the line counter is in sync with the IV signal at terminal 12. Seven consecutive fields of in-phase coincidence with the IV signal are needed to achieve standard mode unless two or more noise pulses are de-detected at input terminal 12 during the active scan time. In this case, normal mode will be acquired in one field.
In the standard divide-by-525 mode, the integrated vertical pulse is used only to provide coincidence with the 545 count (counter preset $=20,545-20=525$ ) in the phase detector circuit. The vertical ramp is timed by the output of the 525 counter. In standard mode, the CA3202E will maintain the divide-by- 525 count for six fields of lost or mutilated sync. If the seventh field does not have the correct coincidence, the unit will switch to non-standard mode. In this mode, the vertical sync is derived from the integrated vertical pulse on a field-to-field basis. A nolse immunity of 384 lines is provided. In the absence of sync pulses, the count will be 684 instead of 525 so that rapid vertical capture may be achieved when sync is restored. Non-standard mode still may be selected by removing ground from terminal 8.

The vertical retrace signal is converted to a ramp signal if a capacitor is connected between terminal 3 and ground. The ramp's slope corresponds to vertical size and is controlled by changing the input current to terminal 2 . The ramp is connected to the inverting input of a difference amplifier. The output of this amplifier, connected to terminal 6 , is used to drive the vertical output stage. The noninverting input of the difference amplifier is at terminal 5. A voltage derived from yoke current may be applied to this terminal for linearity improvement.

The pulse width of the vertical blanking signal at terminal 7 is 608 clocks wide in the synchronous mode, and is adjustable in width by changing the monostable re network at terminal 10 for the non-synchronous mode.
The proportional voltage regulator output at terminal 4 is about $43 \%$ of the supply voltage at terminal 12. The maximum external load current is $20-\mathrm{mA}$ peak.
The CA3202E is supplied in the 14-lead dual-in-line plastic package.


Fig. 1 - CA3202E horizontal/vertical countdown integrated circuit.

## Linear Integrated Circuits

## CA3202E <br> MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE
DEVICE DISSIPATION:
Up to $T_{A}=70^{\circ} \mathrm{C}$ 530 mW
Above $T_{A}=70^{\circ} \mathrm{C}$ $\qquad$ . derate linearly at $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating
0 to $70^{\circ} \mathrm{C}$
Storage -55 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS at $\mathbf{T A}_{\mathbf{A}}=25^{\circ} \mathrm{C}$, all switches open unless otherwise specifled.
See FIg. 2, Test Points 2 and 14=Gnd.

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Amplifier Gain, V6 | S2,S5,S6 Closed, Note 1, Test pt. $1=12$ V, $16=1 \mathrm{~V}_{\text {RMS }}$ at 1 kHz | 0.178 | 3.16 | $\mathrm{V}_{\text {RMS }}$ |
| Horizontal Frequency Divider Ratio, $\mathrm{fg} \div \mathrm{f}_{11}$ | S3,S7,S8 Closed, Note 7, Test pt. 1=14.4 V | 32 | 32 | RATIO |
| Horizontal Pulse Width, Term. 11 | S3,S7,S8 Closed, Notes 9,10, Test pt. $1=8.4 \mathrm{~V}$ | 28 | 34 | $\mu \mathrm{s}$ |
|  | S3,S7,S8 Closed, Notes 9,10,11, <br> Test pt. $1=14.4 \mathrm{~V}$ | 28 | 34 |  |
| Asynchronous Non-Coincident Frequency Divide Ratio, $\mathrm{fg}_{\mathrm{g}} \div \mathrm{f}_{3}$ | S3,S7,S8 Closed, Notes 9,12,13,14,15, Test pt. $1=14.4 \mathrm{~V}, 8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 10944 | 10944 | RATIO |
| Ramp Charge Pulse Width, Term. 3 | S3,S7,S8 Closed, Notes 13,15, Test pt. $1=14.4 \mathrm{~V}, 8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 585 | 985 | $\mu \mathrm{s}$ |
| Asynchronous Coincident Noise Immunity, Hold-Off Freq. Divider Ratio, $\mathrm{f}_{8} \div \mathrm{f}_{3}$ | Notes 9,12, 13,15,16,17, <br> Test pt. $1=14.4 \mathrm{~V}, 8=0.2 \mathrm{~V}$ | 7872 | 7872 | RATIO |
| Synchronous Divider Ratio, $\mathrm{fg}_{\mathrm{g}} \div \mathrm{f}_{3}$ | S3,S7,S8 Closed, Notes 9, 13,15, 18, 19, Test pt. $1=14.4 \mathrm{~V}, 8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 8400 | 8400 | RATIO |
| Ramp Charge Pulse Width, Term. 3 | S3,S7,S8 Closed, Notes $9,10,13,15,18,20$, Test pt. $1=14.4 \mathrm{~V}, 8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ | 190 | 194 | CLOCKS |
| Vertical Blanking Pulse Width, Term. 7 | S3,S7,S8 Closed, Notes $9,10,13,15,18,21$ Test pt. $1=14.4 \mathrm{~V}, 8=0.2,12=1.5 \mathrm{~V}$ | 606 | 610 | CLOCKS |

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, all switches open unless otherwise specifled.
See Fig. 2, Test Points 2 and 14=Gnd.

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIn. | Max. |  |
| Mode Recognition Field Count, Freq. Divider Ratio, $f_{g} \div f_{3}$ Synchronous to Non-Synchronous | S3,S7,S8 Closed, Notes 9,13,14,15,18,22, <br> Test pt. $1=12.0 \mathrm{~V}, 8=0.2 \mathrm{~V}, 12=1.5 \mathrm{~V}$ |  |  | RATIO |
|  | Initial Fields 9 Serrations | 8400 | 8400 |  |
|  | First Field, 8 Ser. | 8400 | 8400 |  |
|  | Second Field, 8 Ser. | 8400 | 8400 |  |
|  | Third Field, 8 Ser. | 8400 | 8400 |  |
|  | Fourth Field, 8 Ser. | 8400 | 8400 |  |
|  | Fifth Field, 8 Ser. | 8400 | 8400 |  |
|  | Sixth Field, 8 Ser. | 8400 | 8400 |  |
|  | Seventh Field, 8 Ser. | 10944 | 10944 |  |
| Mode-Recognition Field Count, Freq. Divider Ratio, $f_{g} \div f_{3}$ Non-Synchronous to Synchronous | S3,S7,S8 Closed, Notes 9,13,15,18,23, Test pt. $1=12.0 \mathrm{~V}, 8=0.2 \mathrm{~V}$ |  |  | RATIO |
|  | First Field | 8384 | 8384 |  |
|  | Second Field | 8384 | 8384 |  |
|  | Third Field | 8384 | 8384 |  |
|  | Fourth Field | 8384 | 8384 |  |
|  | Fifth Field | 8384 | 8384 |  |
|  | Sixth Field | 8384 | 8384 |  |
|  | Seventh Field | 8384 | 8384 |  |
|  | Eighth Field | 8400 | 8400 |  |
|  | Ninth Field | 8400 | 8400 |  |
| Fast Standard-Mode Resynchronization | S3,S7,S8 Closed, Notes 9,13,15, Test pt. $1=12.0 \mathrm{~V}, 8=0.2 \mathrm{~V}$ |  |  |  |

## NOTES:

1. Stop clock when terminal 7 is high.
2. Stop clock when terminal 9 is low
3. Stop clock when terminal 9 is high.
4. Stop clock when terminal 7 is low.
5. Stop clock when terminal 11 is high.
6. Stop clock when terminal 11 is low.
7. Clock frequency $=600 \mathrm{kHz}$; clock amplitude: low $\leq 0.45 \mathrm{~V}$, high $\geq 0.95 \vee$ ( 5 V max.).
8. Frequency at terminal 9 (clock) divided by frequency at terminal 11 (hor. out).
9. Clock frequency $=500 \mathrm{kHz}$, clock amplitude same as in Note 7.
10. Pulse width measured at 2 V point on output waveform.
11. Total capacity $=50 \mathrm{pF}$ when measuring pulse width.
12. Sync serrations=8 (see Fig. 4).
13. Sync amplitude: low state $\leq 1.2 \mathrm{~V}$; high state $\geq 4 \mathrm{~V}$ ( 6 V max. with positive sync tips).
14. Frequency at terminal 9 (clock) divided by frequency at terminal 3 (ramp control).
15. Initialize or repeat initialization procedure before doing this test (see Fig. 2)
16. Apply a pulse 1 clock wide, 7808 clocks after first positive transition at terminal 3 (see Fig. 5).
17. Default count determined by $684 \times 16(H)=10944$.
18. Sync serrations=9.
19. Hold-off count determined by $492 \times 16(H)=7872$
20. Number of clocks occurring within ramp gate period (see Fig. 6).
21. Number of clocks occurring during the blanking gate period (see Fig. 7).
22. This serles of tests checks the mode recognition circuit. The first test after initialization applies 9 serrations at the sync input terminal. The IC should go to the synchronous count ratio of 8400 . During the next seven fields only 8 serrations are applied. The CA3202E should maintain the synchronous count ratio of 8400 for the first six fields. At the seventh field the CA3202E shQuld go to default count of 10944. The test concludes with a 9 -serration input. The CA3202E should revert to a synchronous count of 8400 (see Fig. 8)
23. This test checks the operation of the out-of-sync detector by applying out-of-phase sync pulses to terminal 12. The CA3202E will count eight fields before resetting to the sync pulse (see Fig. 9).
24. Initialize by 8384 sync for eight fields before test.
25. This test verifies the operation of the fast resync performance by simulating a noise pulse ( 5 to 50 clocks wide) applied to the I.V. terminal 4000 to 6000 clocks ( 8 ms to 12 ms ) after I.V sync. Initialize to non-sync mode before performing this test. The IC should resync in the next field and be maintalned for the standard confidence count of seven fields.

## Linear Integrated Circuits

CA3202E
STATIC ELECTRICAL CHARACTERISTICS at $\mathbf{T A}_{\mathbf{A}}=25^{\circ} \mathrm{C}, \mathbf{V}^{+}=12 \mathrm{~V}$, Switches open unless otherwise specifled.
See Fig. 2. Test Points 2, 8, 12 and 14 grounded unless otherwise specified.



Fig. 2 - Electrical characteristics test circuit.


Fig. 4 - Asynchronous non-coincident divide ratio (applies to all tests referenced to Note'12).


Fig. 6 - Synchronous non-coincident divider ratio and ramp gate pulse width (applies to test referenced to Note 20).


NOTE: STOP CLOCK AT SECOND POSItIVE TRANSITION OF TERM. 3. RETURN TERM. 8 TO GROUND. THIS CLEARS ALL INTERNAL COUNTERS.

$$
92 C s-31682
$$

Fig. 3 - Initialization timing diagram (applies to all tests referenced to Note 15).


Fig. 5 - Synchronous non-coincidence noise recovery (fast resync)


Fig. 7 - Blanking synchronous divider ratio and blanking pulse width (applies to test referenced to Note 21).


Fig. 8 - Mode recognition field count test (applies to test referenced to Note 22).

## Linear Integrated Circuits

CA3202E


Fig. 9 - Out-of-sync detector test for confidence of coincidence field count at terminal 3 (applies to test referenced to Note 23).

TV Horizontal/Vertical Countdown Digital Sync System
For 525-Line (CA3210E) or 625-Line (CA3223E) Operation
Features:

- Horizontal Driver
- Two Phase-Lock Loops
- Horizontal Oscillator
- Vertical Countdown
- Vertical Blanking
- Vertical Ramp Generator
- Pulse-Width Voltage Regulator
- Tape-Recorder Skew Compensation
- Internal Shunt Regulator

The RCA-CA3210E and CA3229E* are MSI integratedcircuit digital sync systems, designed for use in consumer TV applications which combine horizontal oscillator and vertical countdown sections, as well as a pulse-width voltage-regulator driver for color or monochrome receivers. They feature dual-mode operation and accept either standard signals or nonstandard signals. An automatic mode-recognition system forces the operation into the nonsynchronous mode for non-standard sync signals. The CA3210E is intended for use with 525 -line systems and the CA3223E is intended primarily for use with 625-line systems. The CA3223E will also operate in the direct sync mode with 525-line signal sources.
The CA3210E and CA3223E are supplied in the 24-lead dual-in-line plastic package.

[^47]

## TERMINAL DIAGRAM

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY: .....
10 V .....
10 V
Terminal 17 ..... 15 V
Terminal 5 - Shunt Regulator ..... 30 mA
DEVICE DISSIPATION:
Up to $+70^{\circ} \mathrm{C}$ ..... 695 mWAbove $+70^{\circ} \mathrm{C}$Derate tinearly at $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating ..... 0 to $+70^{\circ} \mathrm{C}$
Storage ..... -55 to $+150^{\circ} \mathrm{C}$LEAD TEMPERATURE (DURING SOLDERING):At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.$+265^{\circ} \mathrm{C}$

## Linear Integrated Circuits

CA3210E, CA3223E
ELECTRICAL CHARACTERISTICS at $T_{A}=+25$ to $+70^{\circ} \mathrm{C}$
See Fig. 3, Test Polnts 4 and 18=27 V, Test Point 16=2.3 V, and Test Point 20=10 V.

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIn. | Max. |  |
| Supply Current | Note 1, Test pt. $5=9 \mathrm{~V}$, <br> Test pt. 4=adjusted | 8 | 16 | mA |
| Shunt Regulator Output | Test pt. 5 | 8.7 | 11 | V |
| 4 fH Coincidence | Note 2, Test pin 21 | 24 | 45 | us |
| V. Count ( $\div 262.5$ ) <br> V. Count ( $\div 312.5$ ) | Note 3, Test pin 21 | $\begin{aligned} & 16.6 \\ & 19.9 \end{aligned}$ | $\begin{array}{r} 16.7 \\ 20.1 \\ \hline \end{array}$ |  |
| V. Count 7 Fields after Loss of Sync: $(\div 262.5)$ $(\div 312.5)$ | Note 4, S1-2, Test pin 21 | $\begin{array}{r} 16.6 \\ 19.9 \\ \hline \end{array}$ | $\begin{array}{r} 16.7 \\ 20.1 \\ \hline \end{array}$ |  |
| V. Count 8 Fields after Loss of Sync: $\begin{aligned} & (\div 296) \\ & (\div 232.5) \end{aligned}$ | Note 5, S1=2, Test pin 21 | $\begin{gathered} 18.7 \\ 22 \\ \hline \end{gathered}$ | $\begin{array}{r} 18.9 \\ 22.2 \\ \hline \end{array}$ | ms |
| $\begin{aligned} & \hline \text { V. Count Low } \\ & (\div 232) \\ & (\div 232.5) \\ & \hline \end{aligned}$ | Note 6, S1=2, Test pin 21 | $\begin{array}{r} 14.6 \\ 14.7 \\ \hline \end{array}$ | $\begin{gathered} 14.9 \\ 15 \\ \hline \end{gathered}$ |  |
| V. Ramp Pulse Width at 7 V | Note 7, Test pin 21 | $\begin{array}{r} 503 \\ 506 \\ \hline \end{array}$ | $\begin{array}{r} 516 \\ 518 \\ \hline \end{array}$ | $\mu \mathrm{s}$ |
| V. Blanking Pulse Width | Note 8, Test pin 23 | $\begin{array}{r} 1.140 \\ 1.148 \\ \hline \end{array}$ | $\begin{aligned} & 1.148 \\ & 1.156 \\ & \hline \end{aligned}$ | ms |
| V. Blanking Sat. Voltage | Note 9, Test pin 21 | 1.2 | 1.8 |  |
| V. Sync SVC SW. | Note 10, Test pt. 20=0.7 V, Test pin 21 | 12 | 14 |  |
| Vertical Loop Gain: <br> Low <br> Medium <br> High | Note 11(a),(b) <br> Test pin $18=0.3 \mathrm{~V}$ <br> Test pin $18=4.5 \mathrm{~V}$ <br> Test pin 18=8 V | $\begin{gathered} 11 \\ 10.89 \\ 10.89 \end{gathered}$ | $\begin{gathered} 11.7 \\ 11.81 \\ 11.85 \end{gathered}$ | v |
| Regulator Driver Out | Test pin 7 | 6.2 | 7.5 |  |
| Horizontal Pulse Width | Note 12, Test pin 16 | $\begin{aligned} & 31.5 \\ & 31.7 \end{aligned}$ | $\begin{aligned} & 34.6 \\ & 34.9 \end{aligned}$ | ns |
| Horizontal Drive Shutdown | Note 13, Test pin 16, Clock disabled | 4.9 | 5.1 | V |
| Horizontal Drive Sat. Voltage | Note 14, Test pin 16 at 15 mA | - | 0.42 |  |
| Nominal Loop Phase | Note 15, Test pin 16 | 11.25 | 13.6 | ns |
| Ramp Voltage ( p -p) | Test pin 12 | 3.8 | 7.5 | $v_{p-p}$ |

*CA3210E-525-Line system.
**CA3223E-625-Line system.

## NOTES:

1. Adjust $27-\mathrm{V}$ supply for pin 5 voltage $=9 \mathrm{~V} \pm 0.1 \mathrm{~V}$ and measure current into pin 5.
2. Measure of the time delay between the output pulse at pin 21 and the input vertical sync at J 1 .
3. Measure the period of the waveform at pin 21 . The frequency at pin 16 should be $262.5^{*}$ or $312.5^{* *}$ times the frequency at pin 21. This corresponds to a frequency of 59.939* or $50.000^{* *} \mathrm{~Hz}$ at 21 when 16 is $15734^{*}$ or $15625^{* *} \mathrm{~Hz}$.
4. Remove vertical sync (SW1=2), and remeasure period of waveform at pin 216 fields later ( $100^{*}$ or $120^{* *} \mathrm{~ms}$ ). Period should remain the same as in previous test.
5. Keep vertical sync off and remeasure period of waveform at pin 21 after 2 additional fields. The frequency at pin 16 should be $296^{*}$ or $346^{* *}$ times the frequency at pin 21.
6. With no vertical sync and pin 24 connected through $10 \mathrm{~K} \Omega$ to +5 V , measure the period of the waveform at 21 . The frequency at pin 16 should be $232^{*}$ or $232.5^{* *}$ times that at pin 21.
7. Measure pulse width of waveform in pin 21 at $+7-V$ trip points.
8. Measure pulse width at pin 23 at $4-\mathrm{V}$ trip point.


Fig. 1 - Functional block diagram of the CA3210E ( 525 line).

## NOTES: (Cont'd)

9. Measure voltage at pin 21 when pin 23 is at low state. Clock may be stopped during measurement or measurement may be made on the "fly".
10. Set test point 20 to 0.7 V . Measure voltage at pin 21.
11. (a) Adjust test point 16 until pin 18 is 0.3 V . Measure voltage at pin 19.
(b) Adjust so that the voltage on pin 18 is 4.5 and 8.0 V , respectively.
12. Measure width of negative-going pulse at pin 16 at the $2-V$ level.'
13. When pin 16 goes low, disable clock by applying 18 V . The purpose of this test is to verify that pin 16 will then go from low to high with the clock (pin 14) disabled.
14. Measure amplitude of pulse at pin 16 at its low state.
15. Measure delay of horizontal sync pulse (positive leading edge) with respect to the positive leading edge of pin 16.

## Linear Integrated Circuits

## CA3210E, CA3223E



Fig. 2 - Functional block diagram of the CA3223E (625 line).

## Horizontal/Vertical Processor

## Circult Operation

Figs. 1 and 2 of the block diagrams show the major functional elements of the RCA-CA3210E and CA3223E.
The master oscillator operates at 16 times the horizontal rate, $\mathrm{f}_{\mathrm{H}}$, as determined by an external LC tank connected between pins 4 and 5 . The master oscillator is divided by 4 , 8, and 16. The divide by 16 output is used to compare its phase with the incoming horizontal synchronization signal in the first APC loop which acts to synchronize the system. This output is also used to generate a horizontal ramp
whose output is used to control the phase of the horizontal output pulse with respect to a flyback pulse input in the second APC loop. The deviation of the horizontal output pulse is adjusted and then connected to the horizontal driver stage. The divide by 4 and 8 outputs are used to drive a 10 section counter for the vertical circuits. The use of the countdown system and associated logic circuits assures good noise immunity and the absence of a vertical hold control in the TV receiver.

As shown in Figs. 1 or 2 the 464th (CA3210E) or 465th (CA3223E) clock pulse is used to set a SYNC WINDOW generator. If the incoming SYNC signal occurs at the same time the 525th (CA3210E) or 625th (CA3223E) clock pulse occurs, the YES output of a coincidence gate is used to reset a 3-bit counter and to generate the start of vertical blanking and vertical sweep. If the incoming SYNC pulse is removed (by noise, for example), the 10-stage counter will continue to provide an output pulse at the 525 th (CA3210E) or 625th (CA3223E) clock but the 3-bit counter will count the number of fields where no coincidence occurred. If incoming SYNC is regained before the 3-bit counter accumulates 8 fields, the 3-bit counter will reset and normal action will continue. If no coincidence is detected in 8
sequential fields, the 3-bit counter energizes the toggle which shifts the mode of operation from countdown to synchronization.
In the sync mode, vertical scan is initiated by the sync pulse. If no sync pulse is present, the system will free run at a frequency determined by the 592 (CA3210E) or 692 (CA3223E) count. A non-standard sync signal circuit operates if the incoming sync occurs regularly between 464 (CA3210E) or 465 (CA3223E) and 592 (CA3210E) or 692 (CA3223E) counts.
The divide by 16 output is also used in the pulse width modulator which generates a triggered constant pulse width signal which in turn drives the deflection circuit.


Fig. 3 - Testing circuit.

## Linear Integrated Circuits

## CA3210E, CA3223E

## Circult Description

## Start-up Clircuit

The start-up circuit provides power to the integrated circuit at turn-on until horizontally derived $\mathrm{B}+$ is sufficient to power the chip. The start-up circuit protects the horizontal system of the TV receiver by insuring the IC is in the correct mode by delaying operation until the chip supply voltage has reached 8.0 V . After the circuit starts, should the chip supply decrease to 4.0 V , the start-up circuit will turn the IC off.

## Skew Switch

A frequency selector circuit is used to route two frequency signals to the AFC (see Figs. 1 and 2). Vertical signals control both the selector circuit and the external Filter 1 time constants. During most of the vertical scan time, signal ${ }^{f} \mathrm{H}$ is routed to AFC and the Filter 1 time constant is selected for a slow loop 1 response time. For the remaining part of the vertical scan, signal 2 f H is fed to the AFC and the Filter 1 time constant is selected to give the loop a fast response time. This dual time constant feature allows the system to phase synchronize rapidly with non-standard signals generated by equipment such as a VCR.

## Internal Shunt Reguiator

The shunt regulator maintains the IC's main supply rail at constant voltage. As the voltage $\mathrm{V}+$ (Fig. 4) increases from zero, the zener voltage eventually becomes conductive, and current flows through R50, R51, and R52. As the voltage across R51 increases, transistor Q119 becomes conductive, maintaining a fixed voltage between the collector and emitter of Q119. Increasing voltage V+ still further increases the voltage across resistor R52, eventually turning on Q120. At this point, voltage $\mathrm{V}+$ becomes regulated due to the varying conduction of shunt transistor Q120.


Fig. 4 - Shunt regulator.


Fig. 5 - Vertical system signals.


Fig. 6-1st loop phase detector of master oscillator.


Fig. 7 - Regulator driver and pulse width modulator.

## Linear Integrated Circuits

## CA3210E, CA3223E



Fig. 8 - Horizontal ramp, control, and drive.


92CL-34947

Fig. 9 - Application circuit.

## Linear Integrated Circuits

## CA3210E, CA3223E




Fig. 11 - Relationship between SCR driver output and horizontal driver output vs. line voltage.


92cs-34941
Fig. 12 - Relationship between the vertical sync pulse and the vertical ramp.


# TV Signal Processors ("Jungle" Circuits) 

For Color and Monochrome Receivers

## FEATURES:

- Internal impulse noise processing
- Sync separator - low impedance, dual polarity
- Strobed AGC system ■IF AGC output
- Delayed outputs for forward or reverse AGC tuners
- Automatic noise threshold and AGC detector level control
- High-impedance video input
- Low-impedance video output
- Choice of external time constants for sync separator
- Negative power supply not required
- RF AGC delay externally controlled

The RCA-CA3120E and CA3142E are monolithic silicon integrated circuit TV signal processors for use in color or monochrome receivers. These circuits provide lowimpedance video output signals, stripped synchronization signals in both polarities, and AGC output signals for IF (reverse) and tuner (forward and/or reverse).

The circuit designs of the CA3120E and CA3142E feature impulse noise inversion, delay techniques to reduce the deleterious effects of impulse noise in the receiver AGC and sync circuits. In addition, they incorporate standard AGC strobing techniques. The AGC noise lockout circuit is deleted in the CA3142E.


Fig. 1 - Simplified block diagram of the CA3120E and CA3142E.

## Linear Integrated Circuits

CA3120E, CA3142E
ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$, Supply Voltage $\left(\mathrm{V}^{+}\right)=24 \mathrm{~V}$ and Referenced to Test Circuits and Test Conditions (Figs. 6, 7, and 8).

| CHARACTERISTICS | TERMINAL MEASURED AND SYMBOL | $\begin{gathered} \hline \text { CA3120E } \\ \text { CA3142E } \\ \text { LIMITS } \end{gathered}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Current (Pulse Test) | ${ }^{1} 24$ | 20 | - | 40 | mA |
| AGC Threshold (Sync Tip Level at Video Input) | $\mathrm{V}_{\text {TH }}$ | 4.5 | - | 5.5 | V |
| Video Input Amplitude (White Positive) | $\mathrm{V}_{8}$ | - | 3 | - | Vp-p |
| Video Output Amplitude (Low Impedance) | $\mathrm{V}_{9}$ | - | 3 | - | Vp-p |
| Noise Cancelled Video Output at $\mathrm{V}_{\mathrm{TH}}$ (Black Positive, Gain $\cong 2$ ) | $\mathrm{V}_{5}$ | 3.6 | - | 9.2 | V |
| AGC to Noise Separation | $\mathrm{V}_{\text {TH }}$ (SEP) | 1.1 | - | 2.2 | V |
| Sync Input Current for Full Amplitude Outputs | $\mathrm{I}_{4}$ (ON) | - | - | 100 | $\mu \mathrm{A}$ |
| Maximum Leakage Current at Terminal 4 | 14 (OFF) | - | - | $\pm 6$ | $\mu \mathrm{A}$ |
| $\frac{\text { Sync Outputs: }}{\text { Negative Sync Low }}$ | $\mathrm{V}_{2(L)}$ | 0 | - | 2.6 | V |
| Negative Sync High | $\mathrm{V}_{2}(\mathrm{H})$ | 23.8 | - | 24 | V |
| Positive Sync Low | $V_{3(L)}$ | 0 | - | 0.2 | $\checkmark$ |
| Positive Sync High | $\mathrm{V}_{3(\mathrm{H})}$ | 20.1 | - | 24 | V |
| $\frac{\text { AGC Filter: }}{\text { Charge Current (Pulse Test) }}$ | ${ }_{11}$ (CH) | 12 | - | 36 | mA |
| Discharge Current | $1_{11(\text { DISCH) }}$ | 1.1 | - | 2.6 | mA |
| Leakage Current | 111 (LEAK) | - | - | $\pm 6$ | $\mu \mathrm{A}$ |
| $\frac{\text { AGC Enable: }}{\text { Horizontal Keying }}$ | $\mathrm{V}_{16 \text { (ON) }}$ | 3 | - | 6 | $\checkmark$ |
| Negative Sync Input Current | $\mathrm{I}_{1}$ (ON) | - | 1 | - | mA |
| Maximum IF Gain-Clamp Voltage | $\mathrm{V}_{11}$ | 4.8 | - | 5.7 | $\checkmark$ |
| Maximum IF Gain Bias | $\mathrm{V}_{12}$ | 4.2 | - | 5.2 | V |
| $\frac{\text { IF AGC Voltage: }}{\text { Low }}$ | $V_{13}$ (LOW) | 0 | - | 3.3 | $\checkmark$ |
| High | $\mathrm{V}_{13}$ (HIGH) | 5.7 | - | 6 | V |
| Tuner Currents: <br> Reverse AGC (FET) OFF Current | 114 (OFF) | - | - | $\pm 6$ | $\mu \mathrm{A}$ |
| Reverse AGC (FET) ON Current | 114 (ON) | 1.8 | - | 5.5 | mA |
| Forward AGC (n-p-n) OFF Current | 115 (OFF) | - | - | $\pm 6$ | $\mu \mathrm{A}$ |
| Reverse AGC (n-p-n) ON Current | 115 (ON) | 4.5 | - 1 | 15 | mA |
| Internal Noise-Lockout Time (CA3120E only) | T | 1 | - | 63 | $\mu \mathrm{s}$ |

## CIRCUIT DESCRIPTION*

An AGC sample-and-hold system generates control voltages proportional to the video level. The sync-tip voltage is compared to an internal reference voltage during the horizontal synchronization (retrace) interval. The control voltages (AGC outputs) are supplied to the tuner's RF stage and the IF amplifier to maintain the video level at a constant value.
The composite positive and negative output sync signals are developed across a low impedance source (totem-pole circuit) at an amplitude of approximately 20 volts peak-to-peak.
Video Chain and Impulse Noise Inverter The input video signal applied at Terminal 8 is white "positive" with a required amplitude in the range of 2 to 4 volts. The DC level of the sync peaks, AGC threshold voltage ( $V_{T H}$ ) is approximately 5 volts. The level is maintained at 5 volts by the AGC loop in the circuit, comprised of the CA3120E or CA3142E and the TV receiver RF and IF amplifiers. A low source impedance video signal is available from the emitter of Q1 (Terminal 9 in Fig.2). The external resistor ( $\mathrm{R}_{\mathrm{X} 1}$ in Fig.9) reduces the dissipation of Q1. The emitter-follower output of Q1 is directly coupled to a differential comparator stage (Q2, O3). Unless a negative-going pulse is present, $\mathbf{Q} 2$ functions as an emitter follower and also cuts off transistors Q3, Q5, and Q12.
The output of Q 2 is applied through a signal delay network, consisting of transistor Q60 and associated resistors, to the Darlington followers (Q13 and Q(4). The delayed video signal at Q14 is fed via its emitter to an AGC comparator Q19 and to the junction of a noise-cancelling amplifier stage (Q16). The noise-cancelled video signal is inverted and amplified by Q16 and then connected to a Darlington emitter-follower output stage (Q57, Q58).
If impulse noise is present on the video signal, Q3 conducts and turns on transistors Q5 and Q12. Q5 inverts and "stretches" the noise pulse width. The output of Q5 is applied to an emitter follower stage (Q12). The signal from Q12, in turn, is applied to the summing junction to the noise-cancelling amplifier Q16. The noise pulse, which has now been amplified, inverted and stretched, is added to the delayed video signal from the emitter of Q14.
Because the video signal has been delayed approximately 300 nanoseconds and the noise pulse has been widened ("stretched") approximately 500 nanoseconds, the output of the combined signal no longer contains impulse noise signals. The derived noise-
gating pulse "surrounds" and effectively eliminates the effects of the impulse noise.
The noise-cancelled video signal, amplified and buffered, is available at Terminal 5 for use in the sync-separator stage. The peak-topeak amplitude of the noise-cancelled output signal is approximately twice the amplitude of the input video signal at Terminal 8.
Sync Separator (See Figure 3) - The sync separator stage (Q56) clamps the detected sync tips to a fixed reference voltage $(\cong 0.7 \mathrm{~V}$ ) across its base-emitter junction, and amplifies a portion of the sync signal to provide dual polarity sync-signal outputs at Terminals 2 (negative) and 3 (positive). The output signals are derived from lowimpedance complementary emitter-follower stages; a base current of 100 microamperes into Terminal 4 is sufficient to generate fullamplitude sync signals.
The choice of coupling the noise-cancelled video-signal from the emitter-follower (Terminal 5) to the sync separator (Terminal 4) is a user option. Fig. 4 shows three typical coupling networks.
Fig. 5 illustrates the operation of the AGC circuits. An input ramp signal, simulating the potential to which the AGC filter capacitor may be charged, is applied to Terminal 11. The forward IF AGC output voltage appears at Terminal 13. Under low-signal level conditions (represented by $A$ to $B$ in Fig. 5) the output level is approximately 1.4 volts less than the voltage applied to Terminal 12.
The circuit designer should select the voltage at Terminal 12 to provide the maximum IF gain required for the system. At intermediate signal level conditions (represented by $B$ to C in Fig. 5), the IF AGC signal follows the AGC filter potential. The tuner(s) will operate at maximum gain for good signal-tonoise ratios at these equivalent input signal levels. Point $C$ is a turnover point determined by the open-circuit potential of the tunerdelay bias potentiometer. At this potential, further change in the IF AGC output is inhibited (for good dynamic range) and the tuner AGC potentials are activated (represented by $C$ to $D$ ).
The output at Terminal 14 with suitable level shifting is used for tuners requiring reverse AGC, such as MOSFET or electrontube types. The output at Terminal 15 is used for tuners requiring forward AGC, such as tuners utilizing n-p-n bipolar transistors.

[^48]
## Linear Integrated Circuits

## CA3120E, CA3142E



Fig. 2 - Schematic diagram of the CA3120E and CA3142E.

MAXIMUM RATINGS, Absolute-Maximum Values at $\mathbf{T A}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathrm{C}$ DC SUPPLY VOLTAGE 30 V DEVICE DISSIPATION:

Up. to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$. . . . . . . . . . . . . 750 mW
Above $T_{A}=55^{\circ} \mathrm{C}$. . . . Derate linearly at $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$

LEAD TEMPERATURE (During soldering):
At a distance not less than $1 / 32^{\prime \prime}(0.79 \mathrm{~mm})$ from case for 10 seconds max. . . . . . . . . . $+265^{\circ} \mathrm{C}$


92Cs-22644

Fig. 3 - Sync separator stage.

(0)

(b)


Fig. 4 - Typical coupling networks (Term. 5 to Term. 4 ).


Fig. 5 - Typical operation of the AGC circuits using the CA3120E and CA3142E.


Fig. 6 - Test circuit for measuring electrical characteristics of the CA3120E and CA3142E. Refer to Figs. 7 and 8 for switch selector positions.

## Linear Integrated Circuits

## CA3120E, CA3142E

| CHARACTERISTIC | TEST CONDITIONS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | TERMINAL MEASURED |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SWITCH NUMBERS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 2 | 3 | 4 | 5 | 8 | 9 | 1 |  | 12 | 13 |  | 14 | 15 | 16 | 17 | 18 | 19 | 20 |  |
|  | SWITCH POSITION |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| IT24 | 2 | 3 | 1 | 2 | 1 | 12 | 2 | 3 | 1 |  | 1 | 3 |  | 2 | 1 | 2 | 2 | 2 | 1 | 5 | 267914 |
| $\mathrm{V}_{\text {TH }}$ | 2 | 1 | 2 | 1 | 1 | 14 | 4 | 3 | 4 |  | 4 | 3 | 1 | 1 | 2 | 2 | 2 | 2 | 1 | 3 | 8 |
| $V_{5}$ | 2 | 1 | 2 | 1 | 1 | 14 | 4 | 3 | 4 |  | 4 | 3 | 1 | 1 | 2 | 2 | 2 | 2 | 2 | 3 | 19 |
| $\mathrm{V}_{\text {TH(SEP) }}$ | 3 | 1 | 2 | 1 | 1 | * | * | 3 | 3 |  | 4 | 1 | 1 | 1 | 2 | 1 | 2 | 2 | 2 | 1 | * |
| I4(OFF) | 3 | 1 | 2 | 4 | 2 | 1 | 1 | 1 | 1 |  | 1 | $\uparrow$ | 1 | 1 | 2 | 1 | 2 | 2 | 1 | 1 | 14 |
| $\mathrm{V}_{2} \mathrm{~L}$ | 1 | 2 | 2 | 3 | 2 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 2 | 1 | 1 | 2 | 1 | 1 | $V_{17}$ |
| $\mathrm{V}_{2} \mathrm{H}$ | 3 | 3 | 1 | 1 | 2 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 2 | 1 | 1 | 2 | 1 | 1 | $V_{17}$ |
| $\mathrm{V}_{3}$ | 3 | 3 | 1 | 1 | 2 |  | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 2 | 1 | 2 | 1 | 1 | 1 | $\mathrm{V}_{18}$ |
| $\mathrm{V}_{3} \mathrm{H}$. | 3 | 3 | 1 | 3 | 2 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 | 1 | 2 | 1 | 2 | 1 | 1 | 1 | $V_{18}$ |
| 111 (CH) | 2 | 1 | 2 | 5 | 2 | 1 | 1 | 1 | 5 | 4 | 4 | 3 | 1 | 1 | 2 | 2 | 2 | 2 | 1 | 5 | 111 |
| 111 (DISCH) | 2 | 1 | 2 | 5 | 1 | 2 | 2 | 3 | 6 | 4 | 4 | 3 | 1 |  | 2 | 2 | 2 | 2 | 1 | 5 | 111 |
| 111 (LEAK) | 2 | 1 | 2 | 5 | 2 | 1 | 1 | 1 | 6 | 4 | 4 | 3 | 2 |  | 2 | 1 | 2 | 2 | 1 | 5 | 111 |
| $\mathrm{V}_{11}$ | 2 | 1 | 2 | 5 | 1 | 2 | 2 | 3 | 2 | 3 | 3 | 3 | 1 |  | 2 | 2 | 2 | 2 | 1 | 5 | $V_{11}$ |
| $\mathrm{V}_{12}$ | 3 | 1 | 2 | 5 | 2 | 1 | 1 | 1 | 3 | 4 | 4 | 3 | 1 |  | 2 | 1 | 2 | 2 | 1 | 5 | $V_{12}$ |
| $\mathrm{V}_{13}$ (LOW) | 3 | 1 | 2 | 5 | 2 | 2 | 2 | 3 | 1 | 1 | 1 | 2 | 1 |  | 2 | 1 | 2 | 2 | 1 | 2 | $V_{13}$ |
| $\mathrm{V}_{13}(\mathrm{HIGH})$ | 3 | 1 | 2 | 5 | 2 | 2 | 2 | 3 | 7 | 4 | 4 | 3 | 2 |  | 1 | 1 | 2 | 2 | 1 | 4 | $\mathrm{V}_{20}$ |
| I14(OFF) | 3 | 1 | 2 | 5 | 2 | 2 | 2 | 3 | 3 | 4 | 4 | 3 | 3 |  | 1 | 1 | 2 | 2 | 1 | 5 | 114 |
| 114(ON) | 3 | 1 | 2 | 5 | 2 | 2 | 2 | 3 | 8 | 4 |  | 3 | 3 |  | 1 | 1 | 2 | 2 | 1 | 5 | 114 |
| 115(OFF) | 3 | 1 | 2 | 5 | 2 | 2 | 2 | 3 | 3 | 4 |  | 3 | 2 |  | 3 | 1 | 2 | 2 | 1 | 5 | 115 |
| l15(ON) | 3 | 1 | 2 | 5 | 2 | 2 | 2 | 3 | 8 | 4 |  | 3 | 2 |  | 3 | 1 | 2 | 2 | 1 | 5 | 115 |

CAUTION: Remove power before selecting or adjusting switches.

* Reduce voltage at Terminal 8 until $V_{19}$ decreases. $V_{T H}(S E P)=V_{T H}-V_{8}$

NOTE: Switch numbers in italics correspond to numbers in square boxes in Figs. 6 and 8

Fig. 7 - Test condition values for associated switches 1 through 20 (switches 6, 7, and 10 are omitted).
Refer to Figs. 6 and 8 for test circuit and test-condition selector-switch arrangements.


NOTE: The italicized numbers in the square boxes refer to the 17 switches (switches 6, 7, and 10 are omitted) of the test circuit and correspond to those given in Figs. 6 and 7.

CAUTION: Remove power before selecting or adjusting switches

Fig. 8 - Test condition selector switch arrangement for measuring the electrical characteristics of the CA3120E and CA3142E.

## Linear integrated Circuits

## CA3120E, CA3142E



Fig. 9 - Typical application using the CA3120E and CA3142E.


TV Luminance Processor

## FEATURES:

- Single gain control for luminance and chrominance channels
- $100 \%$ dc restoration with "back porch" clamp
- Vertical blanking of both luminance and chrominance channels
- Automatic brightness limiting
- Operates from a 12-V supply
- Silicon-nitride passivated
- Platinum-silicide ohmic contacts

The RCA-CA3135E monolithic silicon integrated circuit operates from a $12-\mathrm{V}$ supply and is used as a low-level luminance processor in TV applications. It performs the function of video and chroma amplification and allows the gain of both channels to be adjusted with a single control voltage. The dc level of "black" is maintained by clamping the level of the "back porch" (back-level reference) of the blanking interval. This clamping feature provides for $100 \%$
dc restoration. Vertical blanking is applied to the luminance as well as to the chrominance channel so that vertical interval test signals (VITS) interference is eliminated. Automatic brightness limiting (ABL) is accomplished by gain reduction in the luminance and chrominance channels while maintaining black level.

The CA3135E is supplied in the 16 -lead dual-in-line plastic package ( E suffix).


Fig. 1 -Block diagram.

## Linear Integrated Circuits

## CA3135E



Fig. 2 - Schematic diagram (cont'd on next page).

MAXIMUM RATINGS, Absolute-Maximum Values.

```
DC SUPPLY VOLTAGE:
    At terminal 9 . . . . . . . . . . . . . . . . . . . . . . . }28 V
    At terminal }1
        15 V
DC SUPPLY CURRENT
    At terminal 9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }30\textrm{mA
    At terminal 9 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
DEVICE DISSIPATION:
    Up to TA}=55\mp@subsup{0}{}{\circ}\textrm{C
                                    750 mW
        Derate linearly at }7.9\textrm{mW}/\mp@subsup{}{}{\circ}\textrm{C
```



```
    Operating . . . . . . . . . . . . . . . . . . . . . . . - 40 to +850}\mp@subsup{}{}{\circ}\textrm{C
    Storage . . . . . . . . . . . . . . . . . . . . . . . . -65 to +150}\mp@subsup{}{\circ}{\circ}\textrm{C
LEAD TEMPERATURE (During Soldering):
    At distance 1/16 \pm1/32 inch (1.59 \pm0.79 mm) from case for 10 seconds max. . . . . . +265 ' C
```



Fig. 2 - Schematic diagram (cont'd from previous page).


Terminal Assignment

## Linear Integrated Circuits

## CA3135E

STATIC ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ (See Fig. 3)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply-Voltage Drop | $\begin{aligned} & \hline \text { S2 = closed } S 3=\text { open } \\ & \text { S1,S4,S5,S6,S7,S8 = } 1 \\ & \text { Measure across } 10 \Omega \text { resistor } \\ & \hline \end{aligned}$ | 130 | 215 | 300 | mV |
| First-Stage Bias | $\begin{aligned} & S 2, S 3=\text { closed } \\ & S 1, S 6=2 \\ & S 4, S 5, S 7, S 8=1 \\ & \text { Measure term. } 13 \text { to ground } \end{aligned}$ | 1.7 | 2.7 | 3.7 | V |
| Chroma Bias | $\begin{aligned} & \hline \mathrm{S} 2, \mathrm{~S} 3=\text { closed } \\ & \mathrm{S} 1, \mathrm{~S} 4, \mathrm{~S} 5, \mathrm{~S} 7=1 \\ & \mathrm{~S} 6, \mathrm{~S} 8=2 \\ & \text { Measure term. } 6 \text { to ground } \\ & \hline \end{aligned}$ | 7.3 | 8 | 9.1 | V |
| Clamp Video Level | $\begin{aligned} & \text { S2 }=\text { open Ref. }=+12 \mathrm{~V} \\ & \mathrm{~S} 3=\text { closed } \\ & \mathrm{S} 1, \mathrm{~S} 4, \mathrm{~S} 5, \mathrm{~S} 6, \mathrm{~S} 7, \mathrm{~S} 8=1 \\ & \text { Measure across } 82 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | - | -8.7 | - | V |
| Video Bias Level | $\begin{aligned} & \mathrm{S} 2=\text { open } \\ & \mathrm{S} 3=\text { closed } \\ & \mathrm{S} 1=1 \\ & \mathrm{~S} 4, \mathrm{~S} 5, \mathrm{~S} 6, \mathrm{~S} 7, \mathrm{~S} 8=2 \\ & \text { Measure across } 1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | - | 9 | - | V |
| Luminance Blanking | $\begin{aligned} & \hline S 2=\text { open } \\ & S 3=\text { closed } \\ & S 1, S 8=1 \\ & S 4, S 5, S 6, S 7=2 \\ & \text { Measure across } 1 \mathrm{k} \Omega 2 \end{aligned}$ | - | -50 | - | mV |
| Chroma Blank | Setup same as above, measure term. 6 | 10.38 | 11.2 | 11.58 | V |
| Chroma Input Impedance | Max. horizontal input $=10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ Max. vertical input $=2 V_{p-p}$ | - | 2.5 | - | k $\Omega$ |
| Chroma Output Impedance |  | - | 150 | - | $\Omega$ |
| Luminance Input Impedance |  | - | 50 | - | $\Omega$ |
| Luminance Output Impedance |  | - | 10 | - | $k \Omega$ |



Fig. 3 - Static characteristics test circuit.

DYNAMIC ELECTICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Fig. 4)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Min. Video Gain | $\begin{aligned} & \text { S1, S2 = 1; S3, S4 }=2 \\ & V_{\text {IN }}=70 \mathrm{mV}_{\text {RMS }} . \\ & f=100 \mathrm{kHz}, V_{16}=12 \mathrm{~V} \end{aligned}$ | 0.2 | 0.35 | 0.5 | $\mathrm{V}_{\text {RMS }}$ |
| Mạx. Video Gain | $\begin{aligned} & S 2=1 ; S 1, S 3, S 4=2 \\ & V_{I N}=70 \mathrm{mV} V_{R M S} \\ & f=100 \mathrm{kHz}, V_{16}=0 \mathrm{~V} \end{aligned}$ | 1.6 | 2.1 | 2.6 | $V_{\text {RMS }}$ |
| Limited Video Gain | $\begin{aligned} & S 2, S 4=1, S 1, S 3=2 \\ & V_{I N}=70 \mathrm{mV} V_{R M S} . \\ & f=100 \mathrm{kHz}, V_{16}=0 \mathrm{~V} \end{aligned}$ | - | 0.3 | - | $\mathrm{V}_{\text {RMS }}$ |
| Min. Chroma Gain | $\begin{aligned} & \mathrm{S} 1, \mathrm{~S} 3=1 ; \mathrm{S} 2, \mathrm{~S} 4=2 ; \\ & \mathrm{V}_{16}=12 \mathrm{~V} \text {; chroma in }=530 \mathrm{mV} \text { RMS } \\ & \mathrm{f}=3.58 \mathrm{MHz} \end{aligned}$ | - | 0.095 | - | $V_{\text {RMS }}$ |
| Max. Chroma Gain | $\begin{aligned} & \text { S3 }=1 ; S 2=2, V_{16}=0 \mathrm{~V} ; \text { chroma in; } \\ & S 1=2, S 4=2 \\ & 530 \mathrm{mV}_{\text {RMS }}, f=3.58 \mathrm{MHz} \end{aligned}$ | 0.5 | 0.65 | 0.8 | $V_{\text {RMS }}$ |
| Video Freq. Response | $\begin{aligned} & S 2=1, S 1, S 3, S 4=2 \\ & V_{I N}=70 \mathrm{mV}_{R M S} ; V_{16}=0 \mathrm{~V} \\ & \mathrm{f}=3.58 \mathrm{MHz} \end{aligned}$ | 1 | 1.9 | 2.8 | $\mathrm{V}_{\text {RMS }}$ |
| Chroma Phase Angle | $\begin{aligned} & \mathrm{S} 3=1 ; \mathrm{S} 2=2 ; \mathrm{V}_{16}=0 \mathrm{~V} ; \\ & \text { chroma in; } \mathrm{S} 1=2, \mathrm{~S} 4=2 \\ & 530 \mathrm{mV} \\ & \text { RMS }, \mathrm{f}=3.58 \mathrm{MHz} \end{aligned}$ | 12 | 19.5 | 27 | Degrees |
| Chroma Gain with $\mathrm{V}^{+}$ <br> Variation | Vary $\mathrm{V}^{+}$from 10.8 V (REF.) to 13.2 V $\mathrm{V}_{16}=50 \%$ of $\mathrm{V}^{+} ; \mathrm{S} 1, \mathrm{~S} 3=1$ S2, S4 = 2 | - | 1.5 | - | dB |
| Video Gain with $\mathrm{V}^{+}$ Variation | $\begin{aligned} & \text { Vary } \mathrm{V}^{+} \text {from } 10.8 \mathrm{~V}(\text { REF. }) \text { to } 13.2 \mathrm{~V} \\ & \mathrm{~V}_{16}=50 \% \text { of } \mathrm{V}^{+} ; \mathrm{S} 1, \mathrm{~S} 2=1 \\ & \mathrm{~S} 3, \mathrm{~S} 4=2 \end{aligned}$ | - | 1.5 | - | dB |

Typical max. luminance input before clipping ( $f=100 \mathrm{kHz}$ ):

| $\frac{V_{16}}{+12 \mathrm{~V}}$ |  | $\frac{\text { INPUT }}{2.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}}$ |
| :---: | :--- | :--- |
| +6 V |  | $0.75 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ |
| 0 V |  | $0.45 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ |



Fig. 4 - Dynamic characteristics test circuit.

## Linear Integrated Circuits

## CA3135E



Fig. 5 - Typical chroma amplifier maximum linear voltage as a function of suppiy voltage.


Fig. 7 - Typical chroma amplifier phase shift as a function of supply voltage.

## CIRCUIT DESCRIPTION

(See fig. 2 for schematic diagram).
A video (luminance) signal from the receiver's "second detector" is coupled through a capacitor to term. 15 with sync-negative polarity. For purposes of the following amplifier, the level is clamped at the most negative point (sync tips) at the input (this is not the point at which the final "black". level clamping, or dc restoration, is performed). The capacitor at term. 15 is charged on the most negative excursions of the signal by conduction of Q4. Positive signal excursions lift the emitter of Q4 into cutoff. The signal voltage on R3 develops a signal current in Q6. The current passes through Q7 and Q8, the division of current depends on the condition of the gain-adjusted signal voltage on the load resistors (discussed below). The gain-adjusted signal voltage on the load resistors is converted to current by the emitterfollower Q14 into R9, and fed into the current mirror, Q15, Q16, and Q17. The output of the current mirror develops a voltage across R13. The dc level is shifted by withdrawing some current from the input to the mirror. The fixed dc-level shifting current is developed in R6 and its diode string and is mirrored in Q13. Because the dc level is altered by adjustment of the gain, compensating dc currents that depend on these adjustments are fed into the mirrors through


Fig. 6 - Typical maximum linear /uminance volt age at terminal 15 as a function of supply voltage.


Fig. 8 - Input voltage as a function of output voltage.


Fig. 9 - Typical gain-bandwidth response.

R13 and R29. The compensations are arranged so that, as gain is varied, the dclevel of "black" is approximately constant at the output term. 13. The output is driven by emitter follower Q18, which has a short circuit pulldown protection circuit, R14 and Q19. A constant-current source Q 20 loads the emitter-follower to prevent distortion in the emitter-follower that may result from using a resistive load. The constant current is derived by mirroring the current in the diode D23. The resistor R15 prevents serious interaction with another current source mirrored from this point in case Q20 saturates.

The video output signal at term. 13 is coupled by a capacitor to term. 12. The polarity has not been inverted by the first amplifier, and sync is in the negative direction at this point. Black-level clamping is accomplished by application of a flyback pulse to term. 10. Between pulse peaks, 029 is not conducting, and the base of 024 goes up to the supply voltage so that term. 12 can be at any voltage between ground and the supply. While the flyback pulse is positive, that is during the blanking interval, the base of Q24 is held at about 2.8 volts. The most positive signal excursion during that time will cause Q24 to conduct with the result that the capacitor feeding term. 12 is charged until the most positive point of the signal is just at the conduction point, about 3.5 volts. The most positive part of the signal during blanking is the "back porch" or black-level reference. During trace time, the signal swings more positive, but the dc level of black is preserved regardless of the levels of sync or video signals. Term. 12 is a highimpedance point, and the emitter-follower Q26 is used to bring the signal out to term. 11 .
The signal voltage at term. 11 is directly coupled through a resistor to term. 8, generating a current in term. 8. This current is amplified 10 times by the current mirror Q51, Q52, and Q53. Blanking during the vertical retrace interval is accomplished at Q 50 via term. 7. Term. 7 is normally high enough to keep Q49 in saturation. A negative pulse from the vertical circuit cuts Q49 off, allowing some of the current through R51 to saturate Q50. When Q50 sinks the term. 8 input current, there is no output from term. 9 - as if the signal were blacker-than-black. The output current from term. 9 is used to drive the receiver's RGB matrix and the amplifiers that drive the picture tube.
The chrominance signal is taken from the first chroma amplifier following the auto-
matic chroma control (ACC) and coupled through a capacitor to term. 4. The signal is attenuated by R38 and R37 and applied to an emitter-follower amplifier which drives the emitter of Q43. The current is steered through Q40 and Q41 depending on the gain-control conditions to the load resistors. An emitter-follower 046 feeds term. 6, and R46 and Q45 provide short-circuit protection. The chroma amplifier is also blanked via the input at term. 7. The negative pulse at term. 7 allows the current through R51 to feed the base of 044 (as well as the base of the video blanker, $\mathbf{Q} 50$ ). When Q 44 saturates, the current is cut off in Q 43 to disable the amplifier.
The combined gain control for the video and chroma sections is operated by varying the voltage on term. 16 between ground and the positive supply. Term. 16 has an emitter-follower Q31 loaded by a current source O32. The voltage on term. 16 then determines whether the flow of current in R31 goes through Q36 or through Q33 to the resistors R24 and R26. The current on the Q33 side, a portion of the total current, is varied linearly by the control voltage. The gain-control amplifiers are slaves which follow the linear current control. The transistors Q34 and Q35 are driven as Darlington stages to reduce base-current effects in the control circuit. The normal gain-control function causes a change in the voltage on the base of Q34 with respect to the reference voltage at the base of Q35. The gain can also be changed by altering this reference voltage. This change in reference voltage is also used for "brightness limiting". The picture-tube current is sensed, and, when it exceeds some predetermined level, a voltage applied to term. 2 turns 038 ON to reduce the reference voltage, thereby reducing the gain. Under these conditions, there is a closed feedback loop; the gain is set at a point such that the picture-tube current is just sufficient to cause a little conduction in Q38.

## CA3143E



## TV Luminance Processor

## Features:

- Black-level clamping
- Linear dc controls for brightness, contrast, and peaking
- Horizontal and vertical blanking.
- Operates with standard or tapped delay line

The CA3143E is a monolithic silicon integrated circuit that performs the luminance processing functions of amplification; contrast, brightness and peaking control; blanking; and black-level clamping.
This device, when used in conjunction with
the CA31260 chroma processor and the CA 3137 E chroma demodulator, will provide a luminance/chrominance system having excellent tracking of controls. The CA3143E is supplied in a 14 -lead dual-in-line plastic package.

## MAXIMUM RATINGS, Absolute-Maximum Values:



ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Characteristic | Bias <br> Volts (V) | Test Conditions |  |  |  |  |  |  |  |  |  |  | LIMITS |  |  | $\begin{array}{\|l\|} \hline U \\ N \\ I \\ T \\ S \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage: <br> At Term. 13 (V13) | 6.1 | 2 | 1 | 1 | 2 | 2 | 4 | 1 | 2 | 2 | 1 | 1 | 11 | 11.8 | 13.2 | V |
| Quiescent Voltage At Term. 4 (V4) | 6.1 | 2 | 1 | 1 | 2 | 2 | 3 | 1 | 2 | 2 | 1 | 1 | 3.3 | 4 | 5.7 | V |
| Quiescent Voltage At Term. 7 (V7) | 6.1 | 2 | 1 | 1 | 2 | 2 | 2 | 1 | 2 | 2 | 1 | 1 | 7.1 | 7.7 | 8.3 | V |
| Current into Term. 13 (Term. 13 Connected to +11 V ) (I13) | 6.1 | 2 | 1 | 1 | 2 | 2 | 3 | 1 | 2 | 2 | 1 | 2 | 10 | 19 | 30 | mA |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Wide-Band Gain (Note 1) | 5.8 | 1 | 1 | 1 | 2 | 1 | 2 | 1 | 1 | 1 | 2 | 1 | 6 | 8.3 | 11 | dB |
| Contrast Gain Reduction (Note 2) | 5.8 | 1 |  | 1 | 2 | 1 | 2 | 1 | 1 | 2 | 2 | 1 | 27 | 30 | - | dB |
| Peaking Gain (Note 1) | 5.8 | 1 | 1 | 2 | 2 | 1 | 2 | 1 | 1 | 1 | 2 | 1 | 15 | 18.4 | 22 | dB |
| Peaking Gain Reduction (Note 3) | 5.8 | 1 | 1 | 2 | 2 | 1 | 2 | 1 | 1 | 1 | 2 | 1 | 16 | 18 | - | dB |
| Max. Intermodulation Distortion: 2V (Note 4) | 5.8 | 1 | - | 1 | 1 | 1 | 2 | - | 2 | 1 | 2 | 1 | - | 20 | - | \% |
| 3 V (Note 5) | 5.8 | 1 | - | 1 | 1 | 1 | 2 | - | 2 | 1 | 2 | 1 | - | 40 | - | \% |

Note 1: Set $50-\mathrm{kHz}$ generator for 100 mVp -p. Adjust R1 Peaking Control (See Fig.2) for minimum setting. Measure wide-band gain at terminal 7.
Note 2: Set $50-\mathrm{kHz}$ generator for $100 \mathrm{mVp}-\mathrm{p}$. Adjust R1 for minimum setting. Measure contrast gain reduction at terminal 7 .
Note 3: Set $50-\mathrm{kHz}$ generator for 100 mV -p-p. Adjust R1 for maximum setting. Measure peaking gain reduction at terminal 7 .
Note 4: Adjust R1 for minimum setting. With S 2 at switch position 1 and S 7 at switch position 3, set $50-\mathrm{kHz}$ generator for $2 \mathrm{Vp}-\mathrm{p}$. Then with S 2 at switch position 2, set 1 MHz generator for $100 \mathrm{mVp}-\mathrm{p}$. Then with S 7 at switch position 2, measure downward modulation of the $1-\mathrm{MHz}$ signal due to the $50-\mathrm{kHz}$ signal.

$A=$ Amplitude of 50 kHz signal at deepest trough
$B=$ Peak amplitude of 50 kHz signal
Downward Modulation $=\frac{B-A}{B}$

92Cs-27422
Note 5: Repeat step 4 except that the $50-\mathrm{kHz}$ generator must be set at $3 \mathrm{Vp}-\mathrm{p}$.

## Linear Integrated Circuits

## CA3143E



Fig. 1 - Functional block diagram.


Fig. 3 - Schematic diagram of CA3143E (cont'd on next page).


Fig. 2 - Test circuit.


Fig. 3 - Schematic diagram of CA3143E (cont'd from preceded page).

## Linear integrated Circuits

CA3143E

## CIRCUIT DESCRIPTION

Fig. 1 is a block diagram of the CA3143E indicating the internal functions as well as external circuitry and signals. The video input signal with positive-going sync is applied to the input of the tapped delay line. Signals from fixed taps of the delay line are applied to terminals 1, 2 and 3 of the CA3143E. In referring to Fig.4, the signal from the delay line $\operatorname{tap} A$ is applied to the video input at terminal 1. The signals from


Fig. 4 - Tapped delay line.
taps $B$ and $C$ are summed where $V_{A}+V_{B}$ $=V_{\text {sum }}$. The signal ( $V_{\text {sum }}$ ) is then applied to the parallel connection of the peaking input terminals, 2 and 3 . The video input signal is applied to a non-inverting input of the peaking amplifier while the peaking input signal ( $\mathrm{V}_{\text {sum }}$ ) is applied to an inverting input of the peaking amplifier.
Low-frequency video components are unattenuated, while high-frequency components are attenuated as a function of the delay-line tap points. The peaking amplifier is a differential amplifier, so that the output is proportional to $V_{1}$ minus $V_{\text {sum }}$. At low frequencies, the signal at terminals 2 and 3 is unattenuated, and the peaking amplifier produces no output at these frequencies. However, at high frequencies the signal at terminals 2 and 3 is attenuated thus, the
peaking amplifier output consists of high-frequency video. The peaking control setting determines the amplitude of the peaking signal which is then fed to the video amplifier, where it is added to the video input signal and amplified. The setting of the peaking control does not substantially affect the dc quiescent voltage at terminal 4.

The low-impedance video amplifier output is at terminal 4. The signal is fed through an external coupling capacitor to terminal 6, the black-level clamp input. The action of the black-level clamp is such that it clamps to the black level rather than to the sync level. Refer to the circuit diagram in Fig.3. Consider the situation where no signal is applied to terminal 12. Terminal 6 is biased through diode D2. The signal at terminal 6 will clamp its most negative excursion (sync pulse) to the anode voltage of D2. However, if a positive pulse is applied to terminal 12 during the sync interval, the anode of D2 is forced to ground due to saturation of Q17. The clamp is thus disabled, and terminal 6 will clamp to the next lower signal level, the black level.
The clamped video signal at terminal 6 is amplified and inverted at terminal 7. Blanking is accomplished by applying horizontal and vertical sync pulses to terminal 9 . The pulses turn ON p-n-p transistor Q6 which shorts the base of transistor Q15 to the terminal 13 supply voltage. The brightness control function is accomplished by varying the voltage on terminal 8 . The gain of the inverter stage remains constant, but the dc reference voltage follows the terminal 8 voltage. The contrast control function is accomplished by varying the voltage of terminal 10. Increasing the voltage on terminal 10 lowers the gain of the video amplifier. This reduction in gain does not substantially affect the dc quiescent voltage at terminal 4.

## TV Luminance Processor

## FEATURES:

- Black-level clamping
- Linear dc controls for brightness contrast, and peaking
- Horizontal and vertical blanking
- "Hermetic Chip" construction
- Silicon nitride passivated
- Platinum silicide ohmic contacts
- Operates with standard or tapped delay line

The CA3144E is a monolithic silicon integrated circuit that performs the luminance processing functions of amplification; contrast, brightness and peaking control; blanking; and black-level clamping.

This device, when used in conjunction with the CA3126Q chroma processor and the CA3137E chroma demodulator, will provide a luminance/chrominance system having excellent tracking of controls. The CA3144E is supplied in a 16-lead dual-in-line plastic package ("E" suffix).

TERMINAL ASSIGNMENT


## MAXIMUM RATINGS, Absolute-Maximum Values.

| DC SUPPLY CURRENT (Into Terminal 13)* | 57 mA |
| :---: | :---: |
| DEVICE DISSIPATION:* |  |
| Up to $T_{\text {A }}=55^{\circ} \mathrm{C}$ | 750 mW |
| Above $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | rly $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| AMBIENT TEMPERATURE RANGE: |  |
| Operating | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage | -65 to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (During soldering): |  |
| At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. | $+265^{\circ} \mathrm{C}$ |

[^49]
## CA3144E



Fig. 1 - Schematic diagram (cont'd on next page).

## CIRCUIT DESCRIPTION

Fig. 1 is a block diagram of the CA3144E indicating the internal functions as well as external circuitry and signals. The video input signal with negative-going sync is applied to the input of the tapped delay line. Signals from fixed taps of the delay line are applied to terminals 1,2 , and 3 of the CA-


Fig. 2- Tapped delay line.

3144E. In referring to Fig. 2, the signal from the delay line tap $A$ is applied to the video input at terminal 1. The signals from taps $B$ and $C$ are summed where $V_{A}+V_{B}=$ $\mathrm{V}_{\text {sum }}$. The signal ( $\mathrm{V}_{\text {sum }}$ ) is then applied to the parallel connection of the peaking input terminals, 2 and 3 . The video input signal is applied to a non-inverting input of the peaking amplifier while the peaking input signal ( $\mathrm{V}_{\text {sum }}$ ) is applied to an inverting input of the peaking amplifier.
Low-frequency video components are unattenuated, while high-frequency components are attenuated as a function of the delay-line tap points. The peaking amplifier is a differential amplifier, so that the output is proportional to $\mathrm{V}_{1}$ minus $\mathrm{V}_{\text {sum }}$. At low frequencies, the signal at terminals 2 and 3 is unattenuated, and the peaking amplifier produces no output at these frequencies. However, at high frequencies the signal at ter-


Fig. 1 - Schematic diagram (cont'd from previous page).
minals 2 and 3 is attenuated thus, the peaking amplifier output consists of high-frequency video. The peaking control setting determines the amplitude of the peaking signal which is then fed to the video amplifier, where it is added to the video input signal and amplified. The setting of the peaking control does not substantially affect the dc quiescent voltage at terminal 4.
The low-impedance video amplifier output is at terminal 4. The signal is fed through an external coupling capacitor to terminal 6, the black-level clamp input. The action of the black-level clamp is such that it clamps to the black level rather than to the sync level. Refer to the circuit diagram in Fig. 1. Consider the situation where no signal is applied to terminal 12. Terminal 6 is biased through diode D3. The signal at terminal 6 will clamp its most negative excursion (sync pulse) to the anode voltage of D3. However, if a positive pulse is applied to terminal 12
during the sync interval, the anode of D3 is forced to ground due to saturation of Q13. The clamp is thus disabled, and terminal 6 will clamp to the next lower signal level, the black level.
The clamped video signal at terminal 6 is amplified and inverted at terminal 7. Blanking is accomplished by applying horizontal and vertical sync pulses to terminal 8 . The pulses turn ON p-n-p transistor 018 which shorts the base of transistor $\mathbf{Q 2 0}$ to the terminal 13 supply voltage. The brightness control function is accomplished by varying the voltage on terminal 9 . The gain of the inverter stage remains constant, but the dc reference voltage follows the terminal 8 voltage. The contrast control function is accomplished by varying the voltage of terminal 10. Increasing the voltage on terminal 10 lowers the gain of the video amplifier. This reduction in gain does not substantially affect the dc quiescent voltage at terminal 4.

## Linear Integrated Circuits

## CA3144E

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\text {A }}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| Characteristic | Bias <br> (V) | Test Conditions |  |  |  |  |  |  |  |  |  |  |  | LIMITS |  |  | $\begin{aligned} & \mathbf{U} \\ & \mathbf{N} \\ & \mathbf{1} \\ & \mathbf{T} \\ & \mathbf{S} \\ & \hline \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Switch Numbers <br> S1/S2\|S3|S4|S5|S6|S7|S8|S9|S10| 511 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | Switch Positions <br> For Characteristics Measurements |  |  |  |  |  |  |  |  |  |  |  | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage: <br> At Term. 13 (V13) | 6.5 | 2 | 1 | 1 | 2 | 2 | 2 | 4 | 1 | 2 | 2 | 1 | 1 | 11 | 12.3 | 13.2 | V |
| Quiescent Voltage <br> At Term. 4 (V4) | 6.5 | 2 | 1 | 1 | 2 |  | 2 | 3 | 1 | 2 | 2 | 1 | 1 | 3.3 | 4 | 5.7 | V |
| Quiescent Voltage <br> At Term. 7 (V7) | 6.5 | 2 | 1 | 1 | 2 | 2 | 2 | 2 | 1 | 2 | 2 | 1 | 1 | 7.1 | 7.7 | 8.3 | V |
| Current into Term. 13 (Term. 13 Connected to +11 V ) (113) | 6.5 | 2 | 1 |  | 2 |  |  |  | 1 | 2 | 2 | 1 | 2 | 10 | 18 | 30 | mA |
| DYNAMIC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Wide-Band Gain (Note 1) | 7.3 | 1 | 1 | 1 | 2 |  | 12 |  | 1 | 1 | 1 | 2 | 1 | 1 | 3 | , 5 | dB |
| Contrast Gain Reduction (Note 2) | 7.3 |  |  |  | 12 |  | 1 |  |  | 1 | 2 | 2 | 1 | 27 | 30 | - | dB |
| Peaking Gain (Note 1) | 7.3 | 1 | 1 | 2 | 2 | 21 | 1 | 2 | 1 | 1 | 1 | 2 | 1 | 9 | 13 | 17 | dB |
| Peaking Gain Reduction (Note 3) | 7.3 | 1 | 1 | 2 | 2 | 1 | 12 |  | 1 | 1 | 1 | 2 | 1 | 16 | 18 | - | dB |
| Max. Intermodulation Distortion: $3.8 \vee$ (Note 4) | 7.3 | 1 | - | 1 | 1 | 1 | 12 |  | - | 2 | 1 | 2 | 1 | - | 20 | - | \% |
| 5 V (Note5) | 7.3 | 1 | - | 1 | 1 | 1 | 12 | 2 | - | 2 | 1 | 2 | 1 | - | 40 | - | \% |

Note 1:
Set $50-\mathrm{kHz}$ generator for 200 mV rms. Adjust R 1 peaking control for minimum setting (see Fig. 2).
Measure wide-band gain at terminal 7.
Note 2:
Set $50-\mathrm{kHz}$ generator for $200 \mathrm{mV}_{\mathrm{rms}}$. Adjust R 1 for minimum setting. Measure contrast gain reduction at terminal 7.
Note 3:
Set $50-\mathrm{kHz}$ generator for 200 mV rms. Adjust R 1 for maximum setting. Measure peaking gain reduction at terminal 7
Note 4:
Adjust R1 for minimum setting. With S2 at switch position 1 and $\mathbf{S 7}$ at switch position 3 , set $50-\mathrm{kHz}$ generator for $3.8 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$. Then with S 2 at switch position 2 , set $1-\mathrm{MHz}$ generator for $200 \mathrm{mV}_{\mathrm{rms}}$. Then
with S 7 at switch position 2 , measure downward modulation of the $1-\mathrm{MHz}$ signal due to the $50-\mathrm{kHz}$ signal.



Fig. 3 - Test circuit.


Fig. 4- Functional block diagram.

## Linear Integrated Circuits

## CA3156E



## Video/Chroma Processor

## Features:

- Automatic black-level control
- Automatic controls for contrast and peaking
- Automatic color-level control
- Horizontal and vertical blanking
- Automatic beam-current limiting
- Positive or negative vertical blanking pulses
- Internal noise protection for automatic functions

The RCA-CA3156E is a monolithic silicon integrated circuit that performs the luminance processing functions in color TV receivers. This circuit amplifies chroma signals, provides horizontal and vertical blanking, and automatically controls contrast, brightness, peaking, and black and chroma levels.

The CA3156E is well-suited for color TV receiver applications which use the CA3159E horizontal processor, the CA3216Q chroma processor, and the CA3172E color demodulator.
The CA3156E is supplied in a 16 -lead dual-in-line plastic package.


Fig. 1 - Block diagram of CA3156E.

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}+=24 \mathrm{~V}$ and Referenced to Test CIrcult (See Fig. 3)

| CHARACTERISTIC | TEST CONDITION | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIn. | Typ. | Max. |  |
| Static Characteristics |  |  |  |  |  |
| Total Supply Current |  | 13 | 16.0 | 19 | mA |
| Reference Bias Level Pin 7 |  |  | 5.25 |  | V |
| Reference Level Pin $2 \quad \mathrm{~S}_{2}=2$ (with 1 mA into Pin 1) $\mathrm{S}_{3}=2$ |  |  | 12.2 |  | V |
| Dynamic Characteristics |  |  |  |  |  |
| Max. Video Gain-Read $e_{0}$ | $\begin{aligned} & e_{\text {in }}=1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \\ & \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ <br> S5 to Pos. 1 |  | 13.5 |  | dB |
| Min. Video Gain-Read eo | $\begin{aligned} & e_{i n}=1 V_{p-p} \\ & f=100 \mathrm{kHz} \end{aligned}$ <br> S5 to Pos. 2 |  | -4.4 |  | dB |
| Relative Freq. Response-Read eo | $\begin{aligned} & e_{i n}=1 V_{p-p} \\ & f=3.58 \mathrm{MHz} \\ & \text { S5 to Pos. } 1 \end{aligned}$ |  | -0.2 |  | dB |
| Contrast Gain Reduction-Read eo | $\begin{aligned} & e_{\text {in }}=1 V_{p-p} \\ & f=100 \mathrm{kHz} \end{aligned}$ <br> S5 Pos. 1 to Pos. 2 |  | -17.9 |  | dB |
| Auto-Peaking Level-Read $\mathrm{P}_{3}$ to P13 | $e_{i n}=1 V_{p-p}$ <br> S5 to Pos. 1 |  | 165 |  | mV |
| Auto-Peaking Level-Read $\mathrm{P}_{3}$ to P13 | $\mathrm{e}_{\mathrm{in}}=0.5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ $\text { S5 to Pos. } 1$ |  | 115 |  | mV |
| Auto-Peaking Level-Read $\mathrm{P}_{3}$ to $\mathrm{P}_{13}$ | $\text { ein }=0 V_{p-p}$ $\text { S5 to Pos. } 1$ |  | 0 |  | mV |
| Max. Chroma Out Level-Read P8 $E_{5}=5 \mathrm{Vdc}$ | $\begin{gathered} e_{c}=1 V_{p-p} \\ f=3.58 \mathrm{MHz} \\ S 4 \mathrm{off} \end{gathered}$ |  | 5 |  | V |
| Min. Chroma Out Level-Read P8 $E_{5}=5 \mathrm{Vdc}$ | $\begin{gathered} \mathrm{e}_{\mathrm{c}}=1 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \\ \mathrm{f}=3.58 \mathrm{MHz} \\ \mathrm{~S} 4 \mathrm{on} \\ \hline \end{gathered}$ |  | 10 |  | V |



Fig. 2 - Schematic dlagram of CA3156E .

MAXIMUM RATINGS, Absolute-Maximum Values:

```
DC SUPPLY VOLTAGE
```



```
DEVICE DISSIPATION
    Up to TA}=2\mp@subsup{5}{}{\circ}\textrm{C
    Above TA = 25 '
AMBIENT TEMPERATURE RANGE:
    Operating
    Storage .
                                . }0\mathrm{ to }60\mp@subsup{0}{}{\circ}\textrm{C
LEAD TEMPERATURE (DURING SOLDERING):
    At distance 1/16 \pm 1/32 in. (1.59 \pm0.79 mm)
        from case for }10\mathrm{ seconds max.
                        265 呂
```



Fig. 2-Schematic diagram (cont'd).


Terminal Assignment

## Linear Integrated Circuits

## CA3156E



Fig. 3-CA3156E test circult.


Fig. 4-CA3156E typical application circuit.

CA758


## RC Phase-Lock-Loop Stereo Decoder

For FM Multiplex Systems

## Features:

- Low distortion (THD): 0.4\% (typ.)
- Excellent SCA rejection: 70 dB typ.
- RC oscillator
- High-audio-channel separation: 45 dB
- Power supply range: 10 to 16 V dc
- Requires only one adjustment for complete alignment
- Low-impedance outputs
- Stereo indicator lamp drive: 150 mA typ.

RCA-CA758E is a monolithic silicon integrated circuit RC phase-lock loop stereo decoder intended for FM solid-state stereo multiplex systems.

The CA758E is pin compatible and electrically equivalent to industry types $\mu \mathrm{A} 758$, MC1311P, LM1800, and ULX2244.
The CA758E decodes the multiplexed stereo input signal into left and right channel audio output signals. The decoder also suppresses SCA (storecast) transmissions when present in the composite stereo signal.

The decoder uses a minimum of external components, and requires one adjustment (oscillator frequency) for complete alignment. In addition, the CA758E provides automatic monostereo mode switching and energizes a stereo indicator lamp.
The CA758E is supplied in a 16 -lead dual-in-line plastic package and operates over an ambient temperature range of -40 to $+85^{\circ} \mathrm{C}$.


Fig. 1 - Functional block diagram of the CA758E.

## Linear Integrated Circuits

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$


## ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | TEST CONDITIONS <br> (Referenced to Fig. 3 unless otherwise specified) $\begin{gathered} \mathrm{V}^{+}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \text { Multiplex Input Signal (L=R, pilot "OFF") } \\ =300 \mathrm{mV} \text { RMS } \\ \text { 19kHz Pilot Level }=30 \mathrm{mV} \text { RMS } \\ \mathrm{f}(\text { modulation }) \end{gathered}=400 \mathrm{~Hz} \text { or } 1 \mathrm{kHz} .$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  | Min. | Typ. | Max. |  |
| Static Characteristics |  |  |  |  |  |
| Total Current | Lamp "OFF" | - | 26 | 35 | mA |
| Maximum Available Lamp Current |  | 75 | 150 | - | mA |
| DC Voltage at Term. 7 (Lamp Driver) | $1($ Lamp $)=50 \mathrm{~mA}$ | - | 1.3 | 1.8 | V |
| DC Voltage Shift at either Term. 4 or 5 (Output) | Stereo-to-Mono Operation | - | 30 | 150 | mV |
| Dynamic Characteristics |  |  |  |  |  |
| Power Supply Ripple Rejection | For a $200-\mathrm{Hz}, 200-\mathrm{mV}$ RMS Signal | 35 | 45 | - | dB |
| Input Resistance |  | 20 | 35 | - | k $\Omega$ |
| Output Resistance |  | 0.9 | 1.3 | 2.0 | $k \Omega$ |
| Channel Separation (Stereo) | At f $=100 \mathrm{~Hz}$ | - | 40 | - | dB |
|  | $f=400 \mathrm{~Hz}$ | 30 | 45 | - | dB |
|  | $f=10 \mathrm{kHz}$ | - | 45 | - | dB |
| Channel Balance (Monaural) |  | - | 0.3 | 1.5 | dB |
| Voltage Gain | At $\mathrm{f}=1 \mathrm{kHz}$ | 0.5 | 0.9 | 1.4 | V/V |
| Pilot Input Level: $19-\mathrm{kHz} \text { Input }$ | Lamp "ON" | - | 15 | 20 | mV RMS |
| 19-kHz Input | Lamp "OFF' | 2.0 | 7.0 | - | mV RMS |
| Hysteresis | Lamp 'OFF'. | 3.0 | 7.0 | - | dB |
| Capture Range (Deviation from $76-\mathrm{kHz}$ Center Frequency) |  | $\pm 2.0$ | $\pm 4.0$ | $\pm 6.0$ | \% |
| Total Harmonic Distortion | Multiplex Input Signal $=\mathbf{6 0 0} \mathbf{m V}$ RMS (Pilot "OFF") | - | 0.4 | 1.0 | \% |
| 19-kHz Rejection |  | 25 | 35 | - | dB |
| $38-\mathrm{kHz}$ Rejection |  | 25 | 45 | - | dB |
| SCA (Storecast) Rejection | Measured Composite Signal: 80\% Stereo, 10\% Pilot, 10\% SCA | - | 70 | - | dB |
| Voltage-Controlled Oscillator (VCO) Tuning Resistance | $\begin{aligned} & \text { Total Resistance (Term. } 15 \text { to 8) } \\ & \text { required to set } \\ & f_{\text {REF }}=19 \mathrm{kHz} \pm 10 \mathrm{~Hz} \text { (Term. 11) } \end{aligned}$ | 21.0 | 23.3 | 25.5 | k $\Omega$ |
| Voltage-Controlled Oscillator | $0^{\circ} \leqslant T_{A} \leqslant 25^{\circ} \mathrm{C}$ | - | +0.1 | $\pm 2$ | \% |
|  | $25^{\circ} \leqslant \mathrm{T}_{\mathrm{A}} \leqslant 70^{\circ} \mathrm{C}$ | - | -0.4 | $\pm 2$ | \% |

## CA758



Fig. 2 - Schematic diagram of the CA758E.


Fig. 2 - Schematic diagram of the CA758E (Cont'd).


Fig. 3 - Test circuit for measurement of dynamic characteristics.

NOTES:
Tolerance on resistors is $\pm 5 \%$ and tolerance on capacitors is $\pm 20 \%$ unless otherwise specified.
$\mathrm{C}_{1}=+100 \%,-20 \%$
$\mathrm{C}_{6}= \pm 1 \%$ in test circuit and
$\pm 5 \%$ in typical application.
$R_{3}= \pm 1 \%$
$R_{4}= \pm 10 \%$
$R_{1}$ and $R_{2}= \pm 1 \%$ in test circuit and $\pm 5 \%$ in typical application.

## TV/CATV Circuits

## CA758

TYPICAL PERFORMANCE CHARACTERISTICS (Referenced to Fig. 3)


Fig. 4 - Channel separation vs. audio frequency.


Fig. 6 - Capture range vs. pilot level.


92Cs-2 3514
Fig. 8 - Lamp turn-on and turn-off sensitivity vs. ambient temperature.


Fig. 5 - Channel separation vs. oscillator free running frequency error.


Fig. 7 - Total harmonic distortion vs. input level.


Fig. 9 - Oscillator free running frequency error vs. ambient temperature.


## RC Phase-Lock-Loop Stereo Decoder

For FM Multiplex Systems

## Features:

- Low distortion [THD]: 0.3\% typ.
- Excellent SCA [storecast] rejection: 75 dB typ.
- RC oscillator
- High audio channel separation: 40 dB
- Operates from a wide range of power supplies: 8 to 16 V dc
- Requires only one adjustment for complete alignment
- Drives a stereo indicator lamp up to 75 mA - surge current limiting
- Stereo separation maintained with 8 -volt supply voltages

RCA-CA1310A is a monolithic silicon integrated circuit RC phase-lock-loop stereo decoder intended for FM solid-state stereo multiplex systems. It is a direct replacement for industry types MC1310P, LM1310, and SN76115N.
This decoder uses a minimum of external components. In addition the stereo decoder requires only one adjustment (oscillator frequency) for complete alignment.
The CA1310A is unilaterally interchangeable with the CA1310 and offers improved and controlled distortion char-
acteristics. A maximum limit of $1 \%$ is guaranteed over the $\mathrm{V}_{c c}$ range of 8 to 16 volts under any conditions of modulation ( $L=R, L=-R, L=1, R=0$, or $L=0, R=1$ ). The local oscillator stability has also been improved so that stereo separation is maintained with supply voltages as low as 8 volts.
The CA1310A is supplied in a 14 -lead dual-in-line plastic package and operates over an ambient temperature range of -40 to $+85^{\circ} \mathrm{C}$.
MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :DC SUPPLY VOLTAGE16 V
CURRENT (LAMP) AT TERM. 6 ..... 75 mA
DEVICE DISSIPATION:
Up to $T_{A}=25^{\circ} \mathrm{C}$ ..... 625 mW
Above $T_{A}-25^{\circ} C$ derate linearly ..... $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating ..... -40 to $+85^{\circ} \mathrm{C}$
Storage ..... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance not less than $1 / 32^{\prime \prime}(0.79 \mathrm{~mm})$ from case for 10 s max ..... $+265^{\circ} \mathrm{C}$

## CA1310E



Fig. 1-Schematic diagram of the CA1310A.


Fig. 2-Schematic diagram of the CA1310A (cont'd).

## Linear Integrated Circuits

## CA1310E

## ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | TEST CONDITIONS (Referenced to Fig. 3) | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V^{+}=12 \mathrm{~V} \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ <br> Composite Multiplex Input Signal 2.8 V p-p. |  |  |  |  |
|  |  | Min. |  | Max. |  |
| Static Characteristics |  |  |  |  |  |
| DC Supply Voltage | For 8-V operation, reduce load to $2.7 \mathrm{k} \Omega$ | 8 | - | 16 | V |
| Total Current | Lamp "OFF" | - | 13 | - | mA |
| Dynamic Characteristics |  |  |  |  |  |
| Input Impedance |  | 20 | 50 | - | ks |
| Channel Separation (Stereo) | $50 \mathrm{~Hz}-15 \mathrm{kHz}$ | 30 | 40 | - | dB |
| Audio Output Voltage (For any one channel) |  | - | 485 | - | mV RMS |
| Channel Balance (Monaural) | Pilot Tone "OFF" | - | - | 1.5 | dB |
| Capture Range (Permissible tuning error of internal oscillator |  | $\pm 3.5$ |  | - | \% |
| Total Harmonic Distortion |  | - | 0.3 | 1.0 | \% |
| Ultrasonic Frequency Rejection: 19 kHz |  | - | 34.4 | - | dB |
| 38 kHz |  | - | 45 | - | dB |
| SCA (Storecast) Rejection | $\mathrm{f}=67 \mathrm{kHz}, 9-\mathrm{kHz}$ beat note measured with $1-\mathrm{kHz}$ modulation "OFF" | - | 75 | - | dB |
| Stereo Switch Level: <br> $19-\mathrm{kHz}$ Input Level (For lamp on) |  | - | - | 20 | mV RMS |
| $19-\mathrm{kHz}$ Input Level (For lamp off) |  | 5 | - | - | mV RMS |



Fig. 2- Functional block diagram of the CA1310A system.

resistance values are in ohms
CAPACITANCE VALUES ARE IN MICROFARADS
92c5-23501
Fig. 3-Test circuit for measurement of dynamic characteristics.

NOTES for test circuit of Fig. 3.
A buffered 3 -volt positive-going square wave is available at Term. 10. The alignment of the free-running oscillator frequency may be checked at this point with a frequency counter.
C1: A lower-value input coupling capacitor may be used in place of the $2-\mu \mathrm{F}$ value if reduced separation at low frequencies is acceptable.
C4: The time constant for the stereoswitch level-detector circuit is calculated by $\mathrm{C} 4 \times 53,000$ ohms $\pm 30 \%$ with a maximum dc voltage drop across C4 of 0.25 volt (Term. 8 positive) and a pilot-level voltage of 100 mV RMS. Signal voltage across C4 is negligible.

C5: The recommended $0.05 \cdot \mu \mathrm{~F}$ capacitor provides a $1.75^{\circ}$ phase lead at 19 kHz .
R3, C6, C8: C8 may be omitted, R3 $=100$ ohms and $\mathrm{C} 6=0.25 \mu \mathrm{~F}$, if relaxed circuit performance is acceptable.
R4, R5, C7: If a capture range greater than $\pm 3 \%$ typ. is required, reduce value of C7 and increase values of R4 and R5 proportionally. However, beat-note distortion is increased at high signal levels because of oscillator-phase jitter. The tolerances of R4 and C7 are $\pm 1 \%$ in the test circuit and $\pm 5 \%$ in typical application circuits.


Fig. 4-Maximum load resistance vs. supply voltage.

## Linear integrated Circuits

## CA3090AQ



# Stereo Multiplex Decoder 

For FM Stereo Multiplex Systems

## FEATURES:

- Requires the use of only one low-inductance tuning coil
- Automatic stereo switching
- Directly drives a stereo indicator lamp up to 100 mA
- Includes driver for stereo-lamp indicator
- Operates from a wide range of power supplies: 10 to 16 volts
- Requires only one adjustment for alignment
- Switching from monaural to stereo and stereo to monaural produces no audible thumps

RCA-CA3090AQ*, a monolithic silicon integrated circuit, is a stereo multiplex decoder intended for FM multiplex systems.

The CA3090AQ is the successor to the CA3090Q; it offers three major advantages over the CA3090Q as follows

1. Can directly drive a stereo indicator lamp with a current drain of up to 100 mA .
2. Stereo Defeat/Enable control-voltage specifications.
3. Capable of operation with lower distortion.

This stereo multiplex decoder requires only one lowinductance tuning coil (requires only one adjustment for complete alignment), provides automatic stereo switching, energizes a stereo indicator lamp, and operates from a wide range of voltage supplies.

Figure 1 shows the block diagram for the CA3090AQ. The input signal from the detector is amplified by a lowdistortion preamplifier and simultaneously applied to both the $19-\mathrm{kHz}$ and $38-\mathrm{kHz}$ synchronous detectors. A $76-\mathrm{kHz}$ signal, generated by a local voltage-controlled oscillator (VCO), is counted down by two frequency dividers to a 38kHz signal and to two $19-\mathrm{kHz}$ signals in phase quadrature. The $19-\mathrm{kHz}$ pilot-tone supplied by the FM detector is compared to the locally generated $19-\mathrm{kHz}$ signal in a synchronous detector. The resultant signal controls the voltage controlled oscillator (VCO) so that it produces an output signal to phase-lock the stereo decoder with the pilot tone. A second synchronous detector compares the locally generated $19-\mathrm{kHz}$ signal with the $19-\mathrm{kHz}$ pilot tone. If the pilot tone exceeds an externally adjustable threshold voltage, a Schmitt trigger circuit is energized. The signal from the Schmitt trigger lights the stereo indicator, enables the $38-\mathrm{kHz}$ synchronous detector, and automatically switches the CA3090AQ from monaural to stereo operation. The output signal from the $38-\mathrm{kHz}$ detector and the composite signal from the preamplifier are applied to a

- Low distortion: under 0.5\%
- Separate dc input permits stereo defeat or enable
- High signal output: directly drives audio amplifiers
- Excellent SCA (storecast) rejection: $55 d B$ typ.
- High audio channel separation: $40 d B$ typ.
matrixing circuit from which emerge the resultant left and right channel audio signals. These signals are applied to their respective left and right post amplifiers for amplification to a level sufficient to drive most audio amplifiers.

The CA3090AQ may be used without the stereo defeat/ enable function (see Fig. 6) if a control voltage for this function is not readily available. In this case, Terminal 4 should be grounded.

The CA3090AQ utilizes the 16 -lead quad-in-line plastic package and operates over the ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
*Formerly Developmental Type No. TA6262G.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=$ $25^{\circ} \mathrm{C}$ :

| DC Supply Voltage | 6 V |
| :---: | :---: |
| Current at Term. 12 | 100 mA |
| Input Signal Voltage (Composite) | 400 mV |
| Ambient Temperature Range: |  |
| Operating | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage | -65 to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (during soldering): |  |
| At distance not less than 1/32" (0.79 mm) |  |
| from case for 10 s max | $265^{\circ}$ |

- For stereo operation, a minimum input signal voltage (composite) of 40 mV is required

| CHARACTERISTIC | TERMINAL MEASURED AND SYMBOL | TEST CONDITIONS |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. Char. Curve Fig. No. | $T_{A}=25^{\circ} C$ $V_{+}^{\prime}=12 \mathrm{~V} \text { (unless }$ <br> specified otherwise) | Circuit Fig. No. | Min. | Typ. | Max. |  |
| Static Characteristics |  |  |  |  |  |  |  |  |
| Total Current (Terms. 9, 10, 11) | 'total |  | Lamp OFF | 3 | - | 22 | 27 | mA |
| DC Voltage: Term. 1 | $V_{1}$ |  |  | 3 | 1.6 | 2.3 | 3.1 | V |
| Term. 6 (Indicator Lamp OFF) | $\mathrm{V}_{6}$ |  |  | 3 | - | 2.1 | 3.6 | $v$ |
| Terms. 9 and 10 | $V_{9 \& 10}$ |  |  | 3 | 3.7 | 5.4 | 7.4 | $\checkmark$ |
| Term. 12 (Indicator Lamp OFF) | $\mathrm{V}_{12}$ |  | $\mathrm{V}^{+}=16 \mathrm{~V}$ |  | 12.7 | - | - | $v$ |
| Voltage Differential (Term. 2-Term. 1) | $\mathrm{V}_{2}-\mathrm{V}_{1}$ |  |  | 3 | - | 0 | 0.1 | V |
| Current at Term. 12 (In actual use external circuit resistance (e.g. lamp should limit Term. 12 to the maximum rated value of 100 mA .) |  | 4 | $V_{\text {IN }}($ at $f=19 \mathrm{kHz})=18 \mathrm{mV}$ | 1 | 75 | 100 | - | mA |
| Dynamic Characteristics |  |  |  |  |  |  |  |  |
| Input Impedance | 2 IN |  |  | 7 | - | 50k | - | $\Omega$ |
| Channel Separation (L + R Reference)* |  |  | $V_{\text {IN }}=180 \mathrm{mV}$ | 7 | 25 | 40 | - | dB |
| Channel Balance (Monaural) |  |  |  | 7 | - | 0.3 | 3 | dB |
| Monaural Gain |  | . |  |  | 3 | 6 | 9 | dB |
| Stereo/Monaural Gain Ratio* |  |  |  | 7 | - | $\pm 0.3$ | $\pm 3$ | dB |
| Indicator Lamp - Turn-ON Voltage |  | 5 | 19-kHz pilot-tone @ Term. 1 | 7 | - | 4 | - | mV |
| Capture Range (Deviation from $76-\mathrm{kHz}$ center frequency) |  | 7.8 | $19-\mathrm{kHz}$ pilot-tone voltage $=18 \mathrm{mV}$ | 7 | $\pm 6.6$ | $\pm 10$ | - | \% |
| Distortion ( $75 . \mu \mathrm{s}$ de-emphasis) : <br> 2nd Harmonic |  |  | $V_{\text {IN }}=240 \mathrm{mV}$ | 7 | - | 0.2 | - | \% |
| 3rd, 4th, and 5th Harmonic |  |  |  | 7 | - | <0.1 | - | \% |
| 19-kHz Rejection |  |  |  | 7 | $\cdots$ | 35 | - | dB |
| $38-\mathrm{kHz}$ Rejection |  |  |  | 7 | - | 25 | - | dB |
| SCA (storecast) Rejection |  |  |  | 7 | - | 55 | - | dB |
| Stereo Defeat Voltage ( $\mathrm{V}_{4}$ ) |  |  |  |  | - |  | $<0.9$ | V |
| Stereo Enable Voltage ( $\mathrm{V}_{4}$ ) |  |  |  |  | $>1.6$ |  | - | $\checkmark$ |

NOTE: For improved pilot sensitivity and overload characteristics, replace the $.039 \mu \mathrm{~F}$ capacitor between Terminals 7 and 8 with à Series $\mathrm{L}-\mathrm{C}$ Network ( $\mathrm{L}=4.7 \mathrm{mH}, \mathrm{C}=0.015 \mu \mathrm{~F}$ ). Under these conditions, Indicator Lamp Sensitivity: ' ON ' $=3.3 \mathrm{mV}$, ' OFF ' $=2.0 \mathrm{mV}$

* For stereo operation, test conditions require a composite stereo input signal (modulated at 1 kHz ) including a $19-\mathrm{kHz}(18 \mathrm{mV})$ pilot-tone signal.


Fig. 1 - Functional block diagram of the CA3090AQ.

## Linear Integrated Circuits

CA3090AQ


Fig. 2 - Schematic diagram of the CA3090AQ (cont'd from previous page).


Fig. 2 - Schematic diagram of the CA3090AQ (cont'd on next page).

## Linear Integrated Circuits

## CA3090AQ



Fig. 3 - Test circuit for DC characteristics.



V4 > $1.6 \vee$ TO ACTIVATE STEREO V4<09v TO DEACTIVATE STEREO

92Cs-22552
Fig. 5 - Test circuit for use with stereo defeat/enable.


Fig. 6 - Test circuit for use without stereo defeat/enable.

Fig. 4 - Indicator lamp characteristics (ICv. $V_{C E}$ ).


Fig. 7 - Test circuit for measurement of dynamic characteristics.


Fig. 8 - Pilot-tone voltage level vs. VCO frequency with no pilot-tone applied.


Fig. 9 - Filter capacitance vs. VCO frequency with no pilot-tone applied.


Fig. 10 - Photographs of the CA3090AQ and outboard components mounted on a $2 \times 21 / 2$-inch printed-circuit board to constitute a complete stereo multiplex decoder.

## CA3195



# RC Phase-Lock-Loop Stereo Decoder 

For FM Multiplex Systems

## Features:

- Low distortion (THD): 0.4\% (typ.)
- Excellent SCA rejection: 70 dB typ.
- RC oscillator
- High-audio-channel separation: 45 dB
- Power supply range: 10 to 16 V dc
- Requires only one adjustment for complete alignment
- Low-impedance output: $40 \Omega$ (typ.) resistance
- Stereo indicator lamp drive: 150 mA typ.

RCA-CA3195 is a monolithic silicon integrated circuit RC phase-lock loop stereo decoder intended for FM solid-state stereo multiplex systems.
The CA3195 is similar to the CA758. The CA3195 output resistance is much lower, making it capable of driving low impedance loads without buffering.
The CA3195 decodes the multiplexed stereo input signal into left and right channel audio output signals. The decoder also suppresses SCA (storecast) transmissions when present in the composite stereo signal.

The decoder uses a minimum of external components, and requires one adjustment (oscillator frequency) for complete alignment. In addition, the CA3195 provides automatic mono-stereo mode switching and energizes a stereo indicator lamp.
The CA3195 is supplied in a 16 -lead dual-in-line plastic package and operates over an ambient temperature range of -40 to $+85^{\circ} \mathrm{C}$.


Fig. 1 - Functional block diagram of the CA3195.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$

| DC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . + 18 l V |  |
| :---: | :---: |
| DC Supply Voltage (for $\leqslant$ a 15 -second period) | $+22 \mathrm{~V}$ |
| DC Voltage at Term. 7 (Lamp Driver Circuit with Lamp "OFF" . . . . . . . . . . . . . . . . . . . . . . . . . +22 V |  |
| Device Dissipation: |  |
| Up to ${ }^{\text {c }}$ A $=70^{\circ} \mathrm{C}$ | 730 mW |
| Above $f_{A}=70^{\circ} \mathrm{C}$ derate linearly | 9.1 mW/ ${ }^{\circ} \mathrm{C}$ |
| Ambient Temperature Range: |  |
| Operating | 40 to $+85^{\circ} \mathrm{C}$ |
| Storage. . | -65 to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (During soldering): |  |
| At a distance not less than $1 / 32$ ' $(0.79 \mathrm{~mm})$ from case for | $\ldots+265{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | TEST CONDITIONS (Referenced to Fig. 3 unless otherwise specifled) | LIMTS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V+=12 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ <br> Multiplex Input Signal ( $L=R$, pilot "OFF") $=300 \mathrm{mV}$ RMS $19-\mathrm{kHz}$ Pilot Level $=30 \mathrm{mV}$ RMS $f$ (modulation) $=400 \mathrm{~Hz}$ or $\mathbf{1 k H z}$ |  |  |  |  |
|  |  | Min. | Typ. | Max. |  |
| Static Characteristics |  |  |  |  |  |
| Total Current | Lamp "OFF" | - | 26 | 35 | mA |
| Maximum Available Lamp Current |  | 75 | 150 | - | mA |
| DC Voltage at Term. 7 (Lamp Driver) | 1 (Lamp) $=50 \mathrm{~mA}$ | - | 1.3 | 1.8 | V |
| DC Voltage Shift at either Term. 4 or 5 (Output) | Stereo-to-Mono Operation | - | 30 | 150 | mV |
| Dynamic Characteristics |  |  |  |  |  |
| Power Supply Ripple Rejection | For a $200-\mathrm{Hz}, 200-\mathrm{mV}$ RMS Signal | 35 | 45 | - | dB |
| Input Resistance |  | 20 | 35 | - | k8 |
| Output Resistance |  | - | 40 | 150 |  |
| Channel Separation (Stereo) | At f $=100 \mathrm{~Hz}$ | - | 40 | - | dB |
|  | $f=400 \mathrm{~Hz}$ | 30 | 45 | - | dB |
|  | $f=10 \mathrm{kHz}$ | - | 45 | - | dB |
| Channel Balance (Monaural) |  | - | 0.3 | 1.5 | dB |
| Voltage Gain | At f $=1 \mathrm{kHz}$ | 0.5 | 0.9 | 1.4 | VN |
| Pilot Input Level: $19-\mathrm{kHz}$ Input | Lamp "ON" | - | 15 | 23 | mV RMS |
| 19-kHz Input | Lamp "OFF" | 2.0 | 7.0 | - | mV RMS |
| Hysteresis | Lamp "OFF" | 3.0 | 7.0 | - | dB |
| Capture Range (Deviation from $76-\mathrm{kHz}$ Center Frequency) |  | $\pm 2.0$ | $\pm 4.0$ | $\pm 6.0$ | \% |
| Total Harmonic Distortion | Multiplex Input Signal $=600 \mathrm{mV}$ RMS (Pilot "OFF") | - | 0.4 | 1.0 | \% |
| $19-\mathrm{kHz}$ Rejection |  | 25 | 35 | - | dB |
| 38-kHz Rejection |  | 25 | 45 | - | dB |
| SCA (Storecast) Rejection | Measured Composite Signal: 80\% Stereo, 10\% Pilot, 10\% SCA | - | 70 | - | dB |
| Voltage-Controlled Oscillator (VCO) Tuning Resistance | Total Resistance (Term. 15 to 8) required to set ${ }^{\text {REF }}=19 \mathrm{kHz}$ $\pm 10 \mathrm{~Hz}$ (Term. 11) | 21.0 | 23.3 | 25.5 | $1 \times$ |
| Voltage-Controlled Oscillator Frequency Drift | $0^{\circ} \leqslant \mathrm{T}_{A} \leqslant 25^{\circ} \mathrm{C}$ | - | +0.1 | $\pm 2$ | \% |
|  | $25^{\circ} \leqslant \mathrm{T}_{A} \leqslant 70^{\circ} \mathrm{C}$ | - | -0.4 | $\pm 2$ | \% |

## Linear Integrated Circuits

## CA3195



Fig. 2-Schematic diagram of the CA3195 (cont'd on next page).


Fig. 3-Test circuit for measurment of dynamic characteristics.


Fig. 2-Schematic diagram of the CA3195 (cont'd from preceded page).


Fig. 4-Channel separation vs. audio frequency.


Fig. 5—Channei separation vs. osciliator free running frequency error.

## Linear Integrated Circuits

## CA3195



Fig. 6-Capture range vs. pilot level


Fig. 8-Lamp turn-on and turn-off sensitivity vs. ambient temperature.


Fig. 7-Total harmonic distoration vs. input level.


Fig. 9-Oscillator free running frequency error vs. ambient temperature.


TV Synchronous Demodulators

For Color and Black-and-White TV Systems
Features:

- Synchronous detector with single tuned coil
- Provides rf and if agc (forward)
- Tuner afc available with single quadrature coil
- Dual-polárity noise inverters
- Video amplifier
- Positive- and negative-polarity buffered video
- Differential if input
- Optional use of gating pulse
- Low-voltage, single-polarity power supply

The RCA-CA270AW, CA270BW, and CA270CW are integrated circuits which perform the functions of synchronous detection of the TV if, video amplification and buffering, and noise inversion on dual-polarity wave forms. These devices also offer agc and afc facilities for use with n-p-n transistor if amplifiers and tuners. Both positive and negative polarities of video output are available. This feature provides great flexibility by permitting the designer to use either output for deriving the video and sound channels.

The RCA-CA270 series is pin-compatible and electrically similar to the industry series TCA270, but incorporates several improved features. In particular, improved white noise inversion and sync inversion systems force overshoots in the video waveform to be returned to accurately defined potentials. This design effectively removes dependence on both the degree of overshoot and temperature variations. In addition, reduced current consumption assures lower over-all power dissipation, thereby improving reliability.

The three types are electrically identical in most parameters. The CA270B has the most stringent limits on white level, video inversion, and afc dc offset. The CA270C has the least stringent limits on white level and video inversion, and no afc limits.
The CA270 series is supplied in a 16 -lead staggered quad-in-line plastic package ("W" suffix).

Terminal assignment.


92CM-26927

Fig. 1-Functional block diagram of CA270AW, CA270BW, and CA270CW
TV synchronous demodulator.

## CA270

## MAXIMUM RATINGS,

Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ : DC SUPPLY VOLTAGE(Between Terminals 3 and 16 for 10 s max., with current limited to 100 mA ) $\qquad$ 18 V
DEVICE DISSIPATION:
Up to $T_{A}=55^{\circ} \mathrm{C}$ $\qquad$
Above $T_{A}=55^{\circ} \mathrm{C}$.... derate linearly 7 I OPERATING TEMPERATURE RANGE
. . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to $+55^{\circ} \mathrm{C}$
Storage temperature range
................................ -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering)
At distance $1 / 16^{\prime \prime} \pm 1 / 32^{\prime \prime}(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 s max.
$+265^{\circ} \mathrm{C}$


Fig. 2-Supply-current test circuit.


Fig. 3-Typical application circuit for CA270AW and CA270BW.

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Supply Voltage $\left(\mathrm{V}^{+}\right)=12 \mathrm{~V}$, and Referenced to Test Circuit (Fig. 4).

| CHARACTERISTIC | TEST CONDITIONS |  | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage, $\mathrm{V}^{+}$ | $\mathrm{V}^{+}=12 \mathrm{~V}$ |  | 10.2 | 12 | 13.8 | V |
| Supply Current, $I^{+}$ (See Fig. 2) | $\mathrm{V}^{+}=12 \mathrm{~V}$ |  | 22 | 40 | 56 | mA |
| Video Characteristics: DC Output Voltage, Term. 9 (See Fig. 5) | Zero Signal | $\begin{aligned} & \text { CA270AW } \\ & \text { CA270BW } \\ & \text { CA270CW } \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 5.8 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 6.2 \\ & 6.5 \end{aligned}$ | V |
| DC Output Voltage, Term. 10 (See Fig. 5) | Zero Signal | CA270AW CA270BW CA270CW | $\begin{aligned} & 5.6 \\ & 5.7 \\ & 5.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \\ & 6 \end{aligned}$ | $\begin{aligned} & 6.4 \\ & 6.3 \\ & 6.5 \end{aligned}$ | V |
| Sync Tip Output Voltage, Term. 9 | $\begin{array}{\|l\|} \hline \begin{array}{c} \text { Output }=\text { AGC thres- } \\ \text { hold (non-gated) } \end{array} \\ \hline \end{array}$ |  | - | 3 | - | V |
| AC Input Voltage, Terms.1,2 | Input for output= AGC threshold |  | 50 | 70 | 100 | mV |
| Input Res.,Term. 1 |  |  | - | 3.3 | - | $K \Omega$ |
| Input Res., Term. 2 |  |  | - | 3.3 | - | $K \Omega$ |
| Video Bandwidth, Term. 9 | At output $=-3 \mathrm{~dB}$ |  | - | 5 | - | MHz |
| Differential Gain | See Note 1 |  | - | - | 10 | \% |
| Differential Phase | See Note 1 |  | - | - | 10 | deg |
| Intermod. Products: <br> Beat Freq., 1.6 MHz <br> Beat Freq., 2.8 MHz | See Note 1 ( $95 \%$ sat. blue colour bar) |  |  | - | $\begin{array}{\|l\|} \hline-60 \\ -67 \\ \hline \end{array}$ | $\begin{aligned} & d B \\ & d B \end{aligned}$ |
| Rejection at Carrier Freq., Terms.9,10,11 | $\begin{gathered} \mathrm{F}=\text { Video Carrier; } \mathrm{V}_{\text {IN }} \\ \text { for Term. } 9(\mathrm{dc})=3.7 \mathrm{~V} \end{gathered}$ |  | -40 | - | - | dB |
| Rejection,Twice Carrier Freq.,Terms.9,10,11 | $\begin{aligned} & \hline \text { F=2X Video Carrier; } \\ & V_{\text {IN }} \text { for Term. } 9(\mathrm{dc}) \\ & =3.7 \mathrm{~V} \end{aligned}$ |  | -40 | - | - | dB |
| $\overline{\mathrm{A} G \bar{C}}$ Characteristics: <br> Sat. Voltage, Term. 4 | Zero Sig.; I4 $=10 \mathrm{~mA}$ |  | - | - | 0.3 | V |
| Sat. Voltage, Term. 5 | Zero Sig.; $\mathrm{I}_{5}=10 \mathrm{~mA}$ |  | 0.7 | - | 1.2 | V |
| Breakdown Voltage, Terms. 4,5 | $\mathrm{I}_{4}$ or $\mathrm{I}_{5}=1 \mathrm{~mA}$ (sink) |  | 14 | - | - | V |
| Control Current, Terms. 4,5 |  |  | 10 | - | - | mA |
| Current Ratio $\mathrm{I}_{4} / \mathrm{I}_{5}$ | $\mathrm{I}_{5}=1 \mathrm{~mA}$ |  | 6 | - | - |  |
| Input Signal Increase with resp. to AGC Threshold (See Fig.7) | AGC from threshold to max. |  | - | - | 0.5 | dB |
| AGC Gating Pulse Input, Term. 7 (optional) | $\begin{aligned} & \text { t. Pulse voltage }=\mathrm{V}^{+} \text {to } 0 ; \\ & \text { See Note } 2 \end{aligned}$ |  | 2 | - | $\mathrm{V}^{+}$ | V |
| Input Res.,Term. 7 |  |  | - | 1.8 | - | K $\Omega$ |
| AFC Characteristics: <br> (See Fig. 6) <br> Output Voltage, Term. 11 | $f=f_{0} \pm 0.2 \mathrm{MHz}$ | $\begin{aligned} & \text { CA270AW } \\ & \text { CA270BW } \\ & \text { CA270CW } \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & - \end{aligned}$ | - <br> - <br> - | - | $\mathrm{V}_{\mathrm{p}-\mathrm{p}}$ |
| Output Voltage, Term. 11 | $f=\mathrm{f}_{\mathrm{o}} \pm 1.2 \mathrm{MHz}$ | $\begin{aligned} & \hline \text { CA270AW } \\ & \text { CA270BW } \\ & \text { CA270CW } \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \\ & - \end{aligned}$ | - | - | $V_{p-p}$ |
| DC Offset Voltage, Term. 11 | Zero Sig.; measured across $\mathrm{R}_{\mathrm{L}}=$ $50 \mathrm{~K} \Omega$ to +6 V | CA270AW <br> CA270BW <br> CA270CW | $\begin{gathered} -1.7 \\ -1 \\ - \\ \hline \end{gathered}$ | - <br> - <br> - | 1.7 1 - | V |

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{A}=25^{\circ} \mathrm{C}$, Supply Voltage $\left(\mathrm{V}^{+}\right)=12 \mathrm{~V}$, (Cont'd) and Referenced to Test Circuit (Fig. 4).

| CHARACTERISTIC | TEST CONDITIONS |  | MIN. | TYP. | MAX. | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Noise Inverter Characteristics: Inversion Threshold, Term. 9 | Positive noise pulses |  | - | 6.6 | - - | V |
| Inversion Threshold, Term. 9 | Negative noise pulses |  | - | 2.2 | - | V |
| Noise Inversion <br> Sensitivity,Term. 9 | Signal inversion threshold for complete inversion |  | - | 10 | - | mV |
| Video Inversion Characteristics: Video Inversion, Term. 9 (at low carrier levels) | Carrier increase from 0 to 5 mV (appx.8\% carrier) | $\begin{aligned} & \text { CA270AW } \\ & \text { CA270BW } \\ & \text { CA270CW } \end{aligned}$ | - | - | $\begin{aligned} & 0.2 \\ & 0.1 \\ & 0.3 \end{aligned}$ | V |

APPLICATIONS

The diagram shown in Fig. 3 is typical of the type of circuit used in a practical application of the CA270 series devices.

## Video Detector

The if input signal may be applied push-pull to terminals 1 and 2, or single-ended to either terminal 1 as shown, or to terminal 2 . These input terminals are internally biased.
The detector tank circuit can be tuned by applying a 50 mV cw signal of video if frequency to the input and adjusting the inductor L1 for maximum differential output between terminals 9 and 10. The input signal is then reduced to 25 mV and L 1 is readjusted for maximum output.

## AFC Detector

The afc quadrature tank circuit should be tuned only after the detector adjustment has been made. Using the same input signal, inductor L 2 should be adjusted for 6 V dc output at terminal 11 . The $0.5-\mathrm{pF}$ quadrature phase-shift coupling capacitors can affect symmetry and actual values will depend on the layout used. When L1 and L2 are properly tuned, the output swing at terminal 11 will be 10 volts minimum for frequencies of $\pm 0.2 \mathrm{MHz}$ to $\pm 1.2 \mathrm{MHz}$ about the if carrier frequency.

## AGC Detector

The agc threshold, corresponding to sync tip level, is approximately 3 volts at terminal 9. Full agc potential will be developed if the input signal increases by 0.5 dB maximum with respect to the threshold value. The agc control at terminal 4 is intended for tuner control. The agc control at terminal 5 is for forward age control of n-p-n transistors in the if amplifier. When sinking 10 mA , the zerosignal agc voltage at terminal 4 is 0.3 volt maximum; at terminal 5 , it is 1.2 volts maximum.

The design of the device is such that the sink current at terminal 4 is a minimum of 6 times that at terminal 5. The rf agc sink current begins to decrease when the if sink current is about one-sixth of that required to saturate the rf agc output at terminal 4. The rf agc delay may be adjusted by means of a variable resistor between terminal 5 and ground. This adjustment modifies the if system gain, thus affecting the rf delay threshold. At maximum gain the current into terminal 5 is large compared to the current in the variable resistor and adjustment is ineffective. As the signal increases and rf agc is applied, the terminal 5 sink current approaches zero and the if agc is determined by the value of the variable resistor.
A horizontal gating pulse may be applied to terminal 7 to gate the agc detector. The agc threshold (sync tip) decreases approximately 0.3 volt at terminal 9 when gating is used. The gating pulses must be negativegoing with a recommended minimum amplitude of 3 volts. They may be ac or dc coupled, but the maximum peak value must not exceed the dc supply voltage at terminal 3. If do coupling is used, the potential during flyback should be less than 0.5 volt and during scan, greater than 1.5 volts.

## Noise Inverter

Noise pulses in excess of 6.6 volts at terminal 9 , which would result in "white spots", are processed in the device by inverting and clamping them to near black level (approx. 3.6 V ). Noise pulses at levels of less than 2.2 volts at terminal 9 which would result in sync noise interference, are inverted and returned to black level.
Complete inversion occurs for signals 10 mV above the inversion threshold.


920426430

Fig. 4-Test circuit for CA270AW, CA270BW, and CA270CW.


Fig. 5-Typical waveforms for video outputs.


Fig. 7-Typical AGC characteristics.


Fig. 6-Typical AFC characteristic.


Fig. 8-Typical transfer characteristics.

## Linear Integrated Circuits

## CA1352E



## TV IF Amplifier

With AGC and Keyer Circuit

## Features:

- Gain = $52 d B$ (typ.)
- Gain reduction $=66 d B$ (min.)
- Gated AGC accepts either positive or negative video
- Adjustable delay for tuner AGC

The RCA-CA1352E is a monolithic integrated circuit designed for use as the if amplifier in color or monochrome TV receivers. It incorporates a highgain gated-AGC system with a range of 66 dB (min.), and the rf AGC delay may be adjusted externally. Separate inputs are provided for positive and negative video; the gated AGC circuit will accept either, depending on the input terminal used. The CA1352E is supplied in a 14 -lead dual-in-line plastic package, and is directly interchangeable with the industry type 1352 in similar packages.


[^50]ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}^{+}=\mathbf{1 2} \mathrm{Vdc}, \mathrm{f}=\mathbf{4 5} \mathbf{M H z}$

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Power Gain | $V_{\text {IN }}=100 \mu \mathrm{~V}$, see Fig. 3 | 43.5 | 52 | - | dB |
| AGC Range | See Fig. 3 | 66 | - | - | dB |
| Total Current ( $1_{7}+1_{8}+1_{11}$ ) | No signal, see Fig. 3 | 19 | - | 35 | mA |
| Output Stage Current (17+18) |  | 4.6 | - | 7.4 | mA |
| Tuner AGC <br> Voltage at Terminal 12 | No signal | - | - | 0.6 | V |
|  | Max. signal | 6.5 | - | - |  |
| Single-Ended Input Capacitance | $V_{\text {IN }}=30 \mathrm{mV}$ at 45 MHz | - | 10 | - | pF |
| Single-Ended Input Resistance |  | - | 0.9 | - | $k \Omega$ |
| Single-Ended Output Capacitance | $V_{\text {IN }}=100 \mathrm{mV}$ at 45 MHz | - | 2.5 | - | pF |
| Single-Ended Output Resistance | $V_{\text {IN }}=100 \mathrm{mV}$ at 45 MHz | - | 20 | - | k $\Omega$ |



| CHARACTERISTIC | 55 | S9 | S10 | S13 | $\mathrm{V}_{1}$ | MEASURE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Gain | 1 | 2 | 1 | 1 | $100 \mu \mathrm{~V}$ | VOUT ${ }^{1}$ |
| AGC Range | 2 | 1 | 2 | 2 | Note 1 | $\mathrm{V}_{\text {OUT }}{ }^{2}$ |
| Total Current $\left(1_{7}+1_{8}+1_{11}\right)$ | 1 | 1 | 1 | 1 | No Sig. | $17+18+111$ |
| Output Stage Current $(17+18)$ | 1 | 1 | 1 | 1 | No Sig. | $17+18$ |
| Tuner AGC Voltage: At $V_{12}$ Low | 3 | 1 | 2 | 2 | $100 \mu \mathrm{~V}$ | $\mathrm{V}_{12}$ Max. |
| At $\mathrm{V}_{12}$ High | 2 | 1 | 2 | 2 | $100 \mu \mathrm{~V}$ | $\mathrm{V}_{12} \mathrm{Min}$. |

Note 1: Increase input signal until $\mathrm{V}_{\text {OUT }}{ }^{2}=\mathrm{V}_{\text {OUT }^{1}}{ }^{1}\left(\mathrm{~V}_{1} \geqslant 200 \mathrm{mV}\right)$.
Fig. 2 - Test Circuit.

## CA1352E



Fig. 3 - Schematic diagram.

## CIRCUIT DESCRIPTION

As shown in the block diagram, Fig. 1, the CA1352E consists of a high-gain if amplifier ( 52 dB typ.), an AGC processor which accepts either polarity video signal (approx. 3.5 VP-P), and an rf AGC amplifier with delay circuit. For proper operation the AGC processor requires three inputs:
(1) A negative-going keying pulse of approximately 8 VP-P applied to terminal 5.
(2) A video signal suitably biased.
a) If a white positive video signal is used, it is applied to terminal 6. The sync tip should be biased at +2 V .
b) If a white negative video signal is used, it should be applied to terminal 10. The sync tip should be biased to +4.5 V . It is recommended that an additional external resistance of $3.9 \mathrm{k} \Omega$ be inserted in series with the key input (terminal 5) when white negative video is used.
(3) The third input to the processor is a dc bias potential.
a) For white positive video signals the bias is applied to terminal 10 . The value of the bias is +1 to +4 Vdc , with a nominal value of +2 V .
b) For white negative video signals, the bias is applied to terminal 6. The value of the bias is +8 to +1 Vdc , with a nominal value of +4.5 V .
The AGC processor charges the AGC storage capacitor, connected externally to terminal 9 , during the keying pulse. The amount of charge is determined by the amplitude of the video signal and the dc bias potential. As shown in the schematic, the current is discharged through Q7. The AGC potential across the external capacitor is applied to the if amplifier and to the AGC delay and control circuits.
The if amplifier consists of a modified cas-code-balanced amplifier. The input stages Q 21 and Q 25 operate at a fixed bias point


Fig. 3 - Schematic diagram.
to reduce the input impedance variations as a function of signal level. At maximum if gain the total collector current of Q21 and Q25 flows through the ac grounded-base transistors Q17 and Q20, respectively. When the signal level at the input increases and the AGC becomes functional, part of the collector currents are diverted to dummy loads Q18 and Q19. The if signal at the collectors of Q17 and Q20 are connected to the balanced output amplifier consisting of Q29 through Q36. The output im-
pedance is held nearly constant because the output stages are operated at a constant current determined by Q36.
The delayed rf AGC voltage at terminal 12 varies from less than 0.6 V with no signal input to greater than 6.5 V at high inputsignal conditions.
The tuner AGC threshold point can be changed by the voltage applied to terminal 13. Increasing V13 "delays" the rf AGC so that turn-on occurs with higher inputsignal levels.


Fig. 4 - Terminal assignment.

## Linear Integrated Circuits

## CA3068



## Television Video IF System

## FEATURES:

- High-gain wide-band IF amplifier: 75 dB typ. at 45 MHz
- Gain reduction with excellent stability: $\mathbf{5 0} \mathbf{d B}$ typ. at 45 MHz
- Video detector with linear characteristics
- Video amplifier: 12 dB gain
- Impulse noise limiter
- Keyed AGC with noise immunity circuits
- Delayed AGC for tuner
- Buffered AFT output
- Separate sound IF intercarrier amplification
- Sound carrier detector
- 4.5 MHz sound carrier amplifier
- Isolated zener reference diode for regulated voltage supply

RCA-CA3068* is a monolithic integrated circuit that incorporates an entire video TV-IF subsystem on a single chip. Innovations in integrated circuit design, in addition to the many active devices and closely matched components utilized in the circuit, make the CA3068 ideally suited for use in color and black-and-white TV receivers.
The primary functions performed by the IF subsystem are video IF amplification, linear detection, video output amplification, AGC from a keyed supply, AGC delay for tuner, sound carrier detection, sound carrier amplification, and a buffered AFT output. The advanced circuit design of the CA3068 also includes secondary functions for improved
noise immunity and minimal airplane flutter. An isolated zener reference diode, incorporated in the IC, provides a convenient and economical means for controlling the regulated voltage supply. The inherent wide bandwidth capability $(10-70 \mathrm{MHz}$ ) and high overall gain ( 87 dB ) make the CA3068 suitable for other AM IF applications whose frequencies range within this bandwidth.

The CA3068 utilizes a unique 20 -lead quad-in-line plastic package. This package also includes a wrap-around shield that serves to minimize interlead capacitances.


MAXIMUM RATINGS, Absolute Maximum Values, at $T_{A}=25^{\circ} \mathrm{C}$

## DC Supply Voltage:

| Between Terminals 15 and 5* | 11.3 | V |
| :---: | :---: | :---: |
| Terminal 7 (Collector to ground) | 20 | V |
| Terminal 9 (Collector to ground) | 20 | $\checkmark$ |
| DC Current (into Terminal 18) | 2 | mA |

DC Current (into Terminal 18)
mW


Above $T_{A}=60^{\circ} \mathrm{C}$ derate linearly $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

Ambient Temperature Range:
Operating

$$
-40 \text { to }+85
$$

Storage
-65 to +150
Lead Temperature (During soldering):
At distance not less than $1 / 32^{\prime \prime}(0.79 \mathrm{~mm})$ from case for 10 seconds max.
$+265$

* This rating does not apply when using the internal zener reference in conjunction with the pass transistor.


Fig. 2 - Simplified schematic diagram of the CA3068.

## Linear Integrated Circuits

CA3068
ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CIRCUIT <br> Fig. No. | Min. | Typ. | Max. |  |
| Static (DC) Characteristics |  |  |  |  |  |  |  |
| Quiescent Circuit Current | 115 | - | 3 | 15 | - | 45 | mA |
| DC Voltages: <br> Terminal 2 (Sound) | $\mathrm{V}_{2}$ | - | 5 | - | 6 | - | V |
| Terminal 3 (Keying Input) | $\mathrm{V}_{3}$ | - | 3 | 6.4 | - | 10 | V |
| Terminal 7 (1) (AGC) | $V_{7}$ | - | 3 | 16 | - | 21 | V |
| Terminal 7 (2) (AGC) | $V_{7}$ | - | 4 | -- | 1 | - | V |
| Terminal 8 (AGC Delay) | $\mathrm{V}_{8}$ | - | 4 | - | 4 | - | V |
| Terminal 9 (Cascode Collector) | $V_{9}$ | - | 3 | - | 8.5 | - | V |
| Terminal 16 (Bias) | V16 | - | 3 | 1.1 | - | 2.3 | V |
| Terminal 18 (Zener) | $\vee_{18}$ | $V_{5}=V_{17}=0 \mathrm{~V}, 1_{18}=1 \mathrm{~mA}$ | -- | 10.6 | 11.9 | 13.2 | V |
| Terminal 19 (White Level) | $\vee_{19}$ | - | 5 | 6 | - | 10 | V |
| Dynamic Characteristics |  |  |  |  |  |  |  |
| Video Sensitivity | el | $f_{\mathrm{O}}=45.75 \mathrm{MHz}, \operatorname{Mod} .(\mathrm{AM})=85 \%$ at 400 Hz ; Adjust eן for $4 \mathrm{~V}_{\mathrm{p} \cdot \mathrm{p}}$ at Term. 19 | 6 | 40 | 100 | 200 | $\mu \mathrm{V}$ |
| Sync. Tip Level Voltage | $\mathrm{V}_{19}$ | $\mathrm{f}_{\mathrm{O}}=45.75 \mathrm{MHz}, \mathrm{e}_{\text {I }}(\mathrm{CW})=10 \mathrm{mV}$ | 6 | 0.4 | 0.8 | 1.6 | V |
| Automatic Fine Tuning (AFT) Drive Level Voltage | $\vee_{14}$ |  | 6 | - | 15 | - | mV |
| Delay Bias Voltage: $A t e_{I}=10 \mathrm{mV}$ | $V_{7}$ | $\mathrm{f}_{\mathrm{o}}=45.75 \mathrm{MHz}, \mathrm{e}_{\mathrm{l}}(\mathrm{CW})=20 \mathrm{mV}$ | 6 | 16 | - | - | V |
| At $\mathrm{e}_{\mathrm{I}}=30 \mathrm{mV}$ |  | Adjust $\mathrm{R}_{1}$ for $\mathrm{V}_{7}=14 \mathrm{~V}$ |  | 0.5 | - | 2 | V |
| 3.58 MHz Chroma Output Voltage | $V_{19}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=45.75 \mathrm{MHz}, \mathrm{e}_{1}(\text { step mod. })= \\ & 10 \mathrm{mV} ; \\ & \mathrm{f}_{1}=42.17 \mathrm{MHz}, \mathrm{e}_{1}(\text { step mod. })= \\ & 3.33 \mathrm{mV} \end{aligned}$ | 6 | 0.5 | 0.8 | - | V |
| 4.5 MHzz Sound Output Voltage | $\mathrm{V}_{2}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=45.75 \mathrm{MHz}, \mathrm{e}_{1}(\text { step mod. })= \\ & 10 \mathrm{mV} \\ & \mathrm{f}_{2}=41.25 \mathrm{MHz}, \mathrm{e}_{1}(\text { step mod. })= \\ & 2.5 \mathrm{mV} \end{aligned}$ | 6 | 50 | 200 | - | mV |
| Parallel Input Impedance: <br> Resistance at Term. 6 <br> Capacitance at Term. 6 | $\begin{aligned} & R_{1}-6 \\ & c_{1-6} \\ & \hline \end{aligned}$ | $\mathrm{f}_{\mathrm{o}}=45.75 \mathrm{MHz}$ <br> Impedance and Admittance measured at bias conditions as developed by circuit shown in Fig. 7 | 7 | 4 - | $2$ | - | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| Resistance at Term. 12 <br> Capacitance at Term. 12 | $\begin{aligned} & R_{I-12} \\ & C_{I-12} \end{aligned}$ |  | 7 | - | $\begin{gathered} 4.5 \\ 4 \end{gathered}$ | - <br> - | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| Resistance at Term. 13 <br> Capacitance at Term. 13 | $\begin{aligned} & R_{I} \cdot 13 \\ & C_{1}-13 \end{aligned}$ |  | 7 | - | 5 4 | - | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| Parallel Output Impedance: <br> Resistance at Term. 9 <br> Capacitance at Term. 9 | $\left\lvert\, \begin{aligned} & \mathrm{R}_{\mathrm{O}-9} \\ & \mathrm{C}_{\mathrm{O}-9} \end{aligned}\right.$ |  | 7 | $30$ | 3 |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |
| Cascode Transfer Characteristics: <br> Magnitude of Forward Transadmittance | $\left\|y_{f}\right\|$ |  | 7 | - | 50 | - | mmho |
| Reverse Transfer Capacitance | $\mathrm{Cr}_{r}$ |  | 7 | - | 0.001 | - | pF |

CA3068


Fig. 3 - Test circuit for measurement of quiescent current ( 115 ), keying terminal voltage ( $V_{3}$ ), bias voltage (V16), AGC terminal voltage 1 ( $V_{7}$ ), and cascode collector voltage ( $\mathrm{Vg}_{\mathrm{g}}$ )


Fig. 4 - Test circuit for measurement of AGC terminal voltage $2\left(V_{7}\right)$ and terminal 8 voltage (V8).


Fig. 5 - Test circuit for measurement of white level (V19) and terminal 2 voltage (V2).

## Linear Integrated Circuits

## CA3068


$R_{1}=50 \mathrm{~K} \Omega$ POTENTIOME TER
$L_{1}=2.2 \mu \mathrm{H}:$ ADJUST Na OF TURNS FOR ALIGNMENT
L2: $2.5 \mu \mathrm{H}$ : AOJUST Na OF TURNS FOR ALIGNMENT
C $\cong 1 \mathrm{DF}: ~ A O J U S T$ FOR PROPER ALIGNMENT
ALL RESISTANCE VALUES ARE IN OHMS
UNLESS OTHERWISE INDICATED, ALL CAPACITANCE VALUES
LESS THAN 10 ARE IN MICROFARAOS
IO OR GREATER ARE IN PICOFARADS


92CS-17537RI
(a) Test setup for measurement of video sensitivity, sync. tip level, delay bias, AFT drive voltage.

(b) Test setup for measurement of sound and chroma outputs.

Fig. 6 - Typical dynamic test circuit diagrams.


Fig. 7a - Color TV-IF amplifier test circuit.


Fig. $7 b$ - Color TV-IF amplifier with associated waveform and test circuit.

Alignment of the IF Amplifier

1. Apply a 2 to 4 mV signal from a sweep generator, Telonic SV13 or equivalent to the input of the IF amplifier.
2. Apply a negative DC supply voltage, to the Gain Adjust Terminal.
3. Set the gain supply voltage to provide a peak-to-peak output of 6 volts.
4. The overall response curve should conform to the waveform shown in Fig. 7b.

## Linear integrated Circuits

 CA3068A TYPICAL COLOR-TV VIDEO SYSTEM


Fig. 8 - Block diagram of a typical color TV receiver utilizing the CA3068.

## Application Information

A block diagram of a typical color TV application of the CA3068 is shown in Fig. 8. The input from the TV tuner is applied to the IF cascode amplifier of the IC. The cascode amplifier has a gain reduction of 50 dB typ. and a gain of 35 dB typ. The cascode output is coupled to succeeding stages via the IC lead interconnections. Associated with the cascode amplifier is an AGC delay network that provides gain control for the RF amplifier. This arrangement enables the circuit designer to introduce the desired bandpass-shaping circuitry between the cascode input stages and the remaining IF stages. These IF stages provide an additional gain of 40 dB typ. The output, taken from the emitter of the second IF stage, also provides a buffered AFT signal that is designed to drive the RCA-CA3064 TV Automatic Fine-Tuning IC.
The IF detector circuit provides an extremely linear output signal that is DC coupled to the first video amplifier. The first video amplifier has a voltage gain of 12 dB typ. The detector and video amplifier circuits provide a signal which
has in addition to its linear output an extremely sharp limiting characteristic. The maximum video output level is approximately 7 volts peak-to-peak. The sharp limiting action of this circuit clips any signal (e.g. impulse noise) that exceeds this 7 -volt value.

The video amplifier also provides a signal which drives a keyed AGC signal. The unique keyed AGC circuits utilize active devices that virtually eliminate noise from interfering with the action of the AGC. A separate sound section provides amplification at intercarrier frequencies, sound carrier detection, and sound carrier amplification. This sound section is designed to drive the RCA.CA3065 TV Sound System IC.

A color IF circuit with associated performance data is shown in Fig. 7. For a more detailed description of the CA3068 and related performance and IF printed circuit construction information, refer to the RCA Application Note AN-4544.


# TV Video IF Phase-Locked-Loop Synchronous Detector for Color TV Receivers 

## FEATURES:

- PLL carrier oscillator with wide pull-in and hold-in range
- Excellent low-level detector linearity
- Noise inversion at video output
- Wide range, variable zero-carrier level adjustment
- Automatic Fine Tuning (AFT) Detector
- Separate output for sound take-off
- 12-volt power supply

The RCA-CA3136P is a linear IC synchronous detector employing a phase-locked oscillator to demodulate the $45.75-\mathrm{MHz}$ video IF signals in color-TV receivers. The CA3136P features AFT voltage for dc control of the tuner; an adjustment for the zero-carrier dc level at the video output terminal; an amplifier arrangement for inverting noise impulses toward the black level; and a separate output terminal (non-inverting) for the sound IF.

The CA3136P is supplied in a 16 -lead plastic "power-slab" dual-in-line package.

The "power slab" package has an inherently low junction-to-case (slab) thermal resistance and lends itself to a wide variety of heat-sink methods, depending on the application requirements.
MAXIMUM RATINGS, Absolute-Maximum Values:
Power Supply Voltage ..... 15 V
Power Supply Current ..... 100 mA
Input Signal Voltage ..... 1 Vrms
Device Dissipation: ..... 1.4 W
Up to $\mathrm{T}_{\mathrm{A}}=45^{\circ} \mathrm{C}$
Above $\mathrm{TA}_{\mathrm{A}}=45^{\circ} \mathrm{C}$ Thermal Resistance
ReJA (Junction to Ambient) ..... $75^{\circ} \mathrm{C} / \mathrm{W}$
Ambient Temperature Range: ..... -40 to $+85^{\circ} \mathrm{C}$
Operating ..... -65 to $+150^{\circ} \mathrm{C}$
Lead Temperature (During Soldering)
At a distance $1 / 16 \mathrm{in} . \pm 1 / 32 \mathrm{in}$. $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 seconds max. ..... $265^{\circ} \mathrm{C}$

## CA3136P

## SUGGESTED GENERAL ALIGNMENT PROCEDURE

Fig. 1 shows a block diagram of the CA3136 in a typical circuit indicating the internal functions as well as the external circuitry and signals. A $45.75 \mathrm{MHz}, 100-\mathrm{mVrms}(50-$ ohm) signal is applied to the VIDEO IF INPUT (Terminal 4). While monitoring the VIDEO OUTPUT (Terminal 10), make the following adjustments in the indicated sequence; (1) adjust the VCO TUNING coil for a dc signal (lock). (2) Adjust the LIMITER TUNING coil for a minimum dc voltage on Terminal 10. (3) Adjust the VCO

TUNING coil for 5.2 Vdc on Terminal 5 (with 12 volt supply on Terminal 8). (4) Close the AFT DEFEAT switch and note the dc voltage at the AFT OUTPUT (Terminal 12). (5) Return the AFT DEFEAT switch to its open position, and adjust the AFT TUNING coil for the same dc voltage noted when the AFT DEFEAT switch was closed. (6) Remove the rf input and adjust the ZERO CARRIER BIAS potentiometer for 7 volts dc on the VIDEO OUTPUT (Terminal 10). This final adjustment completes the alignment procedure.


Fig. 1 - Block diagram of the CA3136 in a typical circuit application.


Fig. 2 - Typical detector output linearity.


Fig. 3 - Schematic diagram (cont'd on next page).


TERMINAL DIAGRAM

## Linear Integrated Circuits

## CA3136P



Fig. 3 - Schematic diagram (cont'd from previous page).


Fig. 4 - Typical AFT output of CA3136P.

| TYPICAL ELECTRICAL CHARACTERISTICS$\text { At } \mathrm{V}^{+}=12 \mathrm{VDC}, \mathrm{f}_{\mathrm{c}}=45 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TEST |  | VALUE |  |  |
| CHARACTERISTIC | SYMBOL | CONDITIONS | Min. | Typ. | Max. | UNITS |
| Supply Current | $\mathrm{I}_{8}+\mathrm{l}_{10}$ |  |  | 60 | 80 | mA |
| Video-Output Voltage | $\mathrm{V}_{10}$ | Zero Carrier Bias Adjust |  | 7 |  | $V_{\text {dc }}$ |
| Noise-Inversion Offset Voltage | $\mathrm{V}_{10}$ | Referenced to ZeroCarrier Level |  | 0.3 | +0.8 | V ${ }_{\text {d }}$ |
| Sound IF-Take-Off Output Voltage | $\mathrm{V}_{9}$ | $\mathrm{V}_{10}=7 \mathrm{~V}$ DC |  | 7.7 |  | V ${ }_{\text {dc }}$ |
| AFT Output Voltage | $\mathrm{V}_{12}$ | AFT Defeat Switch Closed | 2.4 | 3 | 3.6 | $V_{\text {DC }}$ |
| Oscillator Pull-In Range |  |  |  | 3 |  | MHz |
| Oscillator Hold-In Range |  |  |  | 6 |  | MHz |
| Detector Conversion Gain |  |  | 26 | 30 |  | dB |
| Video Bandwidth |  |  |  | 9 |  | MHz |
| Carrier Rejection at Video |  |  |  |  |  |  |
| Output: |  |  |  |  |  |  |
| $2 \mathrm{fc}=90 \mathrm{MHz}$ |  |  |  | 40 |  | dB |
| Video IF |  |  |  |  |  |  |
| Parallel Input Impedance: |  |  |  |  |  |  |
| Resistance at Term. 4 | R |  |  | 4 |  | $k \Omega$ |
| Capacitance at Term. 4 | $\mathrm{C}_{\text {p }}$ |  |  | 5 |  | pF |
| Sound Take-Off Output |  |  |  |  |  |  |
| Resistance at Term. 9 | R。 | 1 MHz |  | 50 |  | $\Omega$ |
| Video Output Resistance at Term. 10 | R。 | 1 MHz |  | 50 |  | $\Omega$ |

## CA3153E



# Television Video IF System 

## FEATURES:

- Improved agc
- Internal shunt regulator Fast response - For color or monochrome Sample and hold keyed
- High gain wideband IF amplifiers
- Delayed agc output for tuner
- Gain reduction with excellent stability
- Liniear video detector
- Video amplifier
- Low noise

The RCA-CA3153E is a monolithic integrated circuit designed to perform IF amplification, video detection, and video-amplifier functions in color and monochrome TV receivers. The signal-to-noise performance has been improved compared to the RCA-CA3068*. The AGC

[^51]performance has also been improved through the use of a sample and hold keyed system. The RCA-CA3153E is designed to interface with the RCA-CA3139\# Automatic Fine Tuning (aft) circuit, and intercarrier amplifier.
\# The CA3139 is described in RCA data bulletin
File No. 905.

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE:
Between Terms. 15 and 4 ..... 16 V
Between $470 \Omega$ connected to Term 12 and 14 ..... 35 V
DC SUPPLY CURRENT:
At Term. 15 ..... 20 mA
At Term. 12 ..... 30 mA
DEVICE DISSIPATION:
Up to $T_{A}=+55^{\circ} \mathrm{C}$ ..... 750 mW
Above $\mathrm{T}_{\mathrm{A}}=+55^{\circ} \mathrm{C}$ Derate linearly at $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:Operating-40 to $+85^{\circ} \mathrm{C}$
Storage ..... -65 to $+150^{\circ} \mathrm{C}$LEAD TEMPERATURE (During Soldering):

## ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Operating Supply Voltage, $\mathrm{V}_{15}$ | See Note 1 | 12 | 14.2 | V |
| Supply Current, I 15 |  | 3 | 15 | mA |
| Shunt Regulator Voltage, $\mathrm{V}_{12}$ |  | 10.9 | 13 | V |
| Shunt Regulator Current, I 12 | $\mathrm{V}_{1.2}=10.5 \mathrm{~V}$ | 6 | 20 | mA |
| Tuner AGC High Voltage, $\mathrm{V}_{10}$ |  | 18.5 | 21 | V |
| Tuner AGC Low Voltage, $\mathrm{V}_{10}$ |  | 0.3 | 1.3 | V |
| AGC Current, $\mathrm{I}_{2}$ | Non-Keyed | 80 | 500 | $\mu \mathrm{A}$ |
| AGC Çurrent (Peak), $\mathbf{l}_{2}$ | Keyed Source Current | 0.7 | 3 | mA |
| AGC Current (Peak), $\mathrm{I}_{2}$ | Keyed Sink Current | 150 | 680 | $\mu \mathrm{A}$ |
| Horizontal Key Input | Through $100 \mathrm{k} \Omega$ connected to Term. 1 | 25 | 35 | V |
| Video Output High Voltage, $\mathrm{V}_{16}$ | At Zero Carrier | 7 | 10 | V |
| Video Output Low Voltage, $\mathrm{V}_{16}$ | At 30 mV Input | 0.9 | 2 | V |
| Sensitivity Voltage, $\mathrm{V}_{16}$ | At $400 \mu \mathrm{~V}$ input | 0.9 | 5 | $\checkmark$ |
| Noise |  | - | 12 | $\mathrm{m}^{(R M S)}$ |
| Chroma | $\begin{gathered} 45.75 \mathrm{MHz}, 10 \mathrm{mV} \\ 42.17 \mathrm{MHz}, 3 \mathrm{mV} \end{gathered}$ | 0.7 | 1.6 | $V$ (RMS) |
| AFT Drive |  | 35 | 85 | $\mathrm{mV}_{\text {(RMS }}$ |
| Distortion | $50 \mathrm{kHz}, 80 \%$ Modulated, Sync TIP Equiv. 30 $m V_{\text {(RMS) }}$ | - | 10 | \% |
| Delay Voltage | Through $15 \mathrm{k} \Omega$ connected to Term. 7. See note 2 | 0 | $\mathrm{V}_{15}$ | V |

Note 1: $\mathrm{V}_{15}$ MIN. should be at least 0.6 V above Terminal 12 potential. Lower voltage may cause some "white" compression.
Note 2: Zero voltage corresponds to maximum delay at signal input $=30 \mathrm{mV}$ (RMS).

## TERMINAL DIAGRAM



## Linear Integrated Circuits

## CA3153E



Fig. 1 - Schematic diagram for the CA3153E (cont'd on next page).

THIRD IF-AMPLIFIER STAGE, DE TECTQR,
AND VIDEQ-AMPLIFIER SYSTEMS
Q16 $\rightarrow$ Q31
Q16, $17,19,21,22,25,27,30$, AND O3I ARE EMITTER FOLLOWERS


Fig. 1 - Schematic diagram for the CA3153E (cont'd from previous page).

## Linear Integrated Circuits

## CA3153E



Fig. 2 - Functional block diagram of the IF amplifier-system of CA3153E with typical peripheral circuitry.

## AGC System (See Fig. 3)

The AGC system employs a sample-and-hold system to allow a fast-acting agc and reduce the effect of the vertical synchronizing signal on the video output stage. An override path is provided to allow a lower-gain age system when the key pulse is not locked to the sync signal (for example, during channel selection).

The negative-going sync signal at the video output, Terminal 16, is applied to transistor 041 through resistors R51 and R52 which act as current-limiting and filtering components. The sync signal is inverted and amplified by transistor Q41. The video portion of the signal is cutoff by the saturation voltage of Q41. When the TV system is in synchronization, the positive sync pulse at the collector of 041 is coincident with the key input at Terminal 1, Transistor $\mathbf{Q 4 2}$ is turned off by the key puise. Capacitor C13 is charged by the positive sync pulse through diode D9. The amplitude of the potential at C13 is proportional to the video-signal amplitude. The voltage is transfered through transistors Q40,

Q38, Q36, and Q35 to resistor R57 to form the charge current for the external agc filter capacitor at Terminal 2.

A constant-current discharge path for the capacitor at Terminal 2 is provided by current mirror components D7 and Q37 during the key-pulse duration. Thus the external agc filter capacitor is charged or discharged during the key-pulse interval only by the difference in current between the charge- and discharge currents. At the end of the keypulse duration, C13 is discharged, and the charge and discharge current paths at Terminal 2 are turned off. Diode D8 provides a lower-gain age path for turn-on during channel acquisition.

## Noise-Gate System (See Fig. 3)

The circuit components, C11, R54, Q32, Q33, and Q43 perform the function of a statistical system to reduce agc gain during "spike" noise. The noise gate turns on for large amplitude fast signals and reduces the agc loop gain.


Fig. 3 - Noise-gate and AGC system of CA3153E (Q34-Q43).


Fig. 4 - IF amplifier and AGC output system of CA3153E (Q1-Q15).

## Linear Integrated Circuits

## CA3153E



Fig. 5 - Third IF-amplifier stage, detector, and video-amplifier systems of CA3153E (Q16 - Q31).


# Television Video IF Amplifier, Sync Separator, and AGC Processor 

## Features:

- High-gain wide-band if amplifiers
- Sample-and-hold keyed agc
- Composite sync separator with noise immunity
- Fast agc using PIN diodes
- Gain reduction with excellent stability
- Internal varactor pole shift at max. gain

The RCA-CA3191 ${ }^{\ddagger}$ is a monolithic silicon integrated circuit designed to perform if amplification, forward and/or reverse tuner agc, and composite sync-separation functions in color or monochrome TV receivers.
PIN diodes are used in the if amplifiers for gain control, resulting in increased dynamic range and better signal-to-noise ratio. The CA3191 also includes a varactor in the first if amplifier to improve receiver performance at weak signal conditions and a high-performance sync separator with integral noise inverter protection. In addition to the above new high performance features, the agc performance has been improved through the use of a better sample-and-hold keyed system in comparison to other widely used amplifierdetector video if IC types with integral agc systẹms.

- Delayed forward and reverse
tuner agc
- Low noise - > 55-dB S/N
- 84-dB gain typical when used with CA3192
- $+12-V$ supply

The CA3191E is designed to interface with the RCA-CA3192E* linear video detector, automatic fine tuning (aft), and intercarrier mixer/amplifier.
The CA3191E is supplied in the 16 -lead dual-in-line plastic package ( $E$ suffix).
$\ddagger_{\text {Formerly Dev. Type No. TA } 10273 .}$
*Refer to the RCA technical data
bulletin on the CA3192EMAXIMUM RATINGS, Absolute-Maximum Values:DC SUPPLY VOLTAGE:
Between Terms. 11 and 3, 13 ..... 14 V
Between 24 K connected to Term. 6 and 3, 13 ..... 25 V
DC SUPPLY CURRENT:
At Terms. $1+2+11+14$ at Max. Gain ..... 60 mA
At Term. 6 (Open Collector) ..... 2 mA
DEVICE DISSIPATION:
Up to $T_{A}=+55^{\circ} \mathrm{C}$ ..... 750 mW
Above $T_{A}=+55^{\circ} \mathrm{C}$. Derate linearly at $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
-40 to $+85^{\circ} \mathrm{C}$
Storage. -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soloering):At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ )from case for 10 s max.$+265^{\circ} \mathrm{C}$

Linear Integrated Circuits

## ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C},+\mathbf{1 2 - V}$ Supply, Test Circult - Fig. 7

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Operating Supply Current | See Note 1 $l_{1}+l_{2}+l_{11}+l_{14}$ | - | 40 | 60 | mA |
| Supply Current | $\begin{gathered} \text { See Note } 2 \\ I_{1}+I_{2}+I_{11}+I_{14} \end{gathered}$ | 15 | 20.5 | 30 | mA |
| Initial Alignment | See Note 3 Fixture Tune Volt. | 0 | 8 | 15 | V |
| Bandwidth 45.75-MHz Response | See Note 4 | 55 | 70 | 85 | \% |
| Skew (Pole Shift) | See Note 5 | 35 | 60 | 85 | \% |
| Maximum Gain | See Note 6 | - | 80 | - | dB |
| AGC Gain Reduction | See Note 16 | - | 80 | - | dB |
| Sensitivity | See Note 6 | 1.5 | 3 | - | $\Delta \mathrm{V}$ |
| AGC Delay 1 | See Notes 7, 9 | 0 | 0.75 | 1 | mA |
| AGC Delay 2 | See Notes 8, 9 | 0 | 100 | 150 | $\mu \mathrm{A}$ |
| Noise | See Note 10 | - | 9 | 11 | mV (rms) |
| Picture/Noise | See Note 11 | 55 | 57 | - | dB |
| Sync Output | See Note 12 | 4.5 | 5 | 6 |  |
| 2 |  | 4.5 | 5 | 6 | $V_{\text {p-p }}$ |
| A@ 50 mV | See Note 13 | - | $6 \mathrm{Vp}-\mathrm{p}$ | - | Ref. |
| IF AGC $\quad$ B@ 5 mV |  | 95 | - | 110 |  |
| C@100 mV |  | 90 | - | 105 | \% |
| Bar (100 IRE) To Sync | See Note 14 | 2 | 2.5 | 3 | Ratio |
| Sync Tip | See Note 15 | 1.4 | 1.8 | 2.2 | V |
| Input Impedance | See Note 1 | - | 1 K | - | $\Omega$ |

Notes:

1. No signal, agc bias = ground (maximum gain).
2. No signal, agc bias $=+10 \mathrm{~V}$ (minimum gain).
3. Adjust sweep generator for 50 mV (rms) across an external 50 -ohm termination and sweep width of 10 MHz centered at 44 MHz .Apply sweep signal(without 50 -ohmtermination) to test-fixture input. Apply positive voltage ( 0 V to 10 V ) to agc bias input on fixture and adjust for a peak response ( 44 MHz ) of 3 V above ground while adjusting fixture tune voltage so that the response at 42.17 l AHz and 45.75 MHz are equal. This corresponds to a 5 to $8-\mathrm{V}$ peak-to-peak response curve on an oscilloscope. Measure the fixture bandwidth tune supply voltage.
4. Retain tune voltage and agc bias voltage from previous test. Measure response at 45.75 MHz with respect to peak response ( 44 MHz ).
5. Retain tune voltage. Reduce amplitude of sweep signal 34 dB [ 1 mV (rms) across 50 ohms]. Adjust agc bias voltage so that the response at 45.75 MHz is 3 V above ground. Measure response at 42.17 MHz with respect to 45.75 MHz .
6. Retain tune voltage. Remove sweep signal. Apply +10 V to agc bias input. Measure video output. VOH . (The voltage will depend on the individual unit of RCA-CA3192E used in the test circuit and will be between 8 and 11 volts.) Remove +10 volts at agc bias input, and ground the agc bias input. Apply a $200-\mu \mathrm{V}$ signal at 45.75 MHz (as measured across an external 50 -ohm termination), and measure the change in the video output voltage with respect to $\mathrm{V}_{\mathrm{OH}}$. Note that the actual sensitivity in a TV receiver can be higher because the test fixture includes a $5.2-\mathrm{dB}$ attenuator.
7. Retain tune voltage. With agc bias open and video input switch closed, apply a $15-\mathrm{mV}$ (rms) signal (as measured across an external 50 -ohm termination) at 45.75 MHz . As the agc delay current is varied from 0 to 1 mA , the reverse tuner output voltage should go from high to low, and forward tuner output from low to high.
8. Same as note 7, except increase input signal to 60 mV (rms). As the delay current is varied from 0 to $150 \mu \mathrm{~A}$, the reverse tuner output voltage should go from high to low and forward tuner output from low to high.
9. The reverse tuner agc output is an open collector. A $12 \mathrm{~K} \Omega$ resistor may be connected to a $+12-\mathrm{V}$ supply or a $24 \mathrm{~K} \Omega$ resistor to a+24-V supply. The output high voltage will be within 1 volt of the supply voltage.
10. Apply a $45.75-\mathrm{MHz}, 50-\mathrm{mV}$ (rms) signal (as measured across an external $50-\mathrm{ohm}$ termination) to the fixture input. Apply a positive dc voltage to the agc bias input and close the video input switch. Adjust the agc bias for a $2-V$ reading at the video output. Measure the ac rms noise.

## Notes: (Cont'd)

11. Apply a 100 IRE bar-modulated if signal to the fixture if input. Modulation should be set at $87.5 \%$. Close the video input switch. Using an external 75 -ohm to 50 -ohm matching pad and 50 -ohm step attenuators, adjust the modulated if signal to a $50-\mathrm{mV}$ equivalent ( $141.5-\mathrm{mV} \mathrm{V}_{\mathrm{p}-\mathrm{p}}$ signal on a wide-band oscilloscope). Apply a key pulse to fixture input. Measure amplitude of 100 IRE bar signal (black level to white level) at video output. ( $\mathrm{S}+\mathrm{N}$ ) $\div \mathrm{N}=20 \log _{10}$ (Bar $\div$ Noise).
12. Signal conditions same as note 11. Measure amplitude of sync output. Repeat test with if input attenuated $20 \mathrm{~dB}\left(14.15 \mathrm{mV} \mathrm{V}_{\mathrm{p}-\mathrm{p}}\right)$. Output at terminal 12 is $9 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ to $12 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$.
13. A. Signal conditions same as note 11. Measure amplitude of 100-IRE bar.
B. Repeat test with if input attenuated 20 dB . $\mathrm{B} \%=100 \times$ Test $13 \mathrm{~B} \div$ Test 13 A .
C. Repeat test with if input increased $6 \mathrm{~dB}\left(283 \mathrm{mV}_{\mathrm{p}-\mathrm{p}}\right)$. $\mathrm{C} \%=100 \times$ Test $13 \mathrm{C} \div$ Test 13 A .
14. Same signal and conditions as note 11. Measure ratio of 100 IRE-bar signal to sync signal of composite video output. Repeat test with input if signal increased 6 dB .
15. The syinc tip to ground voltage is equivalent to the keyed agc threshold. The test signal and conditions are the same as note 11 . Measure the sync tip to ground voltage at the video output.
16. In a typical application circuit which includes a tuner having at least $20-\mathrm{dB}$ agc gain reduction.

TERMINAL ASSIGNMENT



Fig. 1 - Block diagram of CA3191E.

## Linear Integrated Circuits

## CA3191E



Fig. 2 - Schematic diagram of CA3191E. (Cont'd on next page.)

## IF Amplifiers

Fig. 3 shows the schematic of the if amplifier section of the CA3191E. Improved performance is obtained by the use of PIN diodes to control the gain, and an internal varactor to control the tuning of the amplifier at low input signal conditions. The input terminal, terminal 4, is connected to the emitter-follower Q1 whose output is connected to the base of amplifier Q2. The emitter of Q2 is connected to a parallel combination of R6 ( 700 ohms ) and the "anode" of PIN diode Q4. The PIN diode acts as a current-controlled variable resistor which has been designed to minimize its self-capacitance.

At low signal levels the agc voltage applied to terminal 4, through R5 and R1, is high. This high voltage forces Q2 to a high-gain, high-dc-current condition. The high current flows through the anode of PIN diode Q4 to ground, with the result that the PIN diode resistance is low and the gain of the amplifier stage Q1, Q2, and Q3 is high. As the signal level is increased, the agc voltage at terminal 4 is reduced, the operating current of Q2 is decreased, the PIN diode impedance increases, and the amplifier gain is reduced. The degeneration at the emitter of Q2 by the impedance of the PIN diode allows a higher signal level to exist at terminal 4 before overload


92CL-33197

Fig. 2 - Schematic diagram of CA3191E. (Cont'd from previous page.)
conditions. The emitter resistance of Q2 and the PIN diode resistance are about 4.5 ohms each at maximum current (and gain).
The impedance of the PIN diode rises faster than the Q2 emitter resistance as the current is reduced because of the current shunted through R6. At minimum current (and gain), the Q2 emitter resistance is about 40 ohms and the PIN diode resistance is approximately 130 ohms. The linearity and signal-to-noise performance is thus improved in comparison to an amplifier system in which the input signal must be attenuated to prevent overload conditions. The high signal-handling
capability of the amplifier is enhanced by the characteristic of the PIN diodes, which can operate with a signal level about three times as high as the base-emitter signal level of Q2 before distortion commences. The shunt resistor R6 is chosen in conjunction with the PIN diode, Q4, to force most of the input signal, at high levels, to be across the PIN diode and only about one fourth to one ninth across the Q2 emitterbase junction.

The collector of amplifier Q2 is connected to the emitter of the cascode amplifier Q3. The output of amplifier Q3 is connected to terminal 2 , and to the series connection of

## Linear Integrated Circuits

## CA3191E



Fig. 3-IF amplifier and tuner agc circuit.

R3 and voltage-variable capacitance CV1 to the +V supply. The capacitance is reduced at low signal levels; as a result, the response of the amplifier is peaked in the region of the picture carrier. An external tuned circuit is connected through a small resistor from terminal 2 to the $+V$ supply. The output of the tuned circuit is ac co'spled to the input of the second stage of the IF amplifier at terminal 16. This stage is similar in operation to the first stage just described, except that no varactor is used at the output. The second stage amplifier consists of Q8, Q10, Q9, PIN diode D3, and associated components. A tuned circuit is also connected between the output of the second amplifier, terminal 14, and the +V supply, and the amplified signal is ac coupled to the input of the CA3192E amplifier/detector.
The agc voltage at terminal 5 (refer to Fig. 4(b)) is buffered by emitter followers Q14, Q13, and Q12 and connected to the feedback inverting amplifier Q5 and Q6 through resistor R8. The inverting amplifier also uses a PIN diode in the emitter of Q6 to provide temperature compensation. Transistor Q7 acts as a low-voltage zener ( $\approx 4.2 \mathrm{~V}$ or $6 \mathrm{~V}_{\mathrm{BE}}$ ) to translate the if agc potential at the collector of Q6 (and the bases of Q1 and Q8) to the base of the grounded-base cascode amplifiers Q3 and Q9.

At very low signal levels, the agc voltage at
terminal 5 is low, and the dc voltage level at Q6 collector is high, about $3 \mathrm{~V}_{\mathrm{BE}}(\approx 2.1 \mathrm{~V}$ ) above ground. For these conditions, the if amplifiers operate at maximum current and gain. The current may be adjusted by selecting the value of an external resistor connected between terminal 1 and +V supply. The voltage at the bases of Q3 and Q 9 are at approximately $9 \mathrm{~V}_{\mathrm{BE}}(\approx 6.3 \mathrm{~V}$ ) above ground. As the signal level increases, the agc voltage increases at terminal 5 , and the inverted output at the collector of Q6 decreases. This action reduces the if amplifier currents, and the PIN diode impedance rises, reducing if amplifier gain as previously described.

Near the level of maximum reduction in if gain, the tuner agc may be set to start gain reduction for stronger signal levels. For best $\mathrm{S} / \mathrm{N}$ and overload performance, this agc action should be set to start when the input and output signal levels at terminals 4 and 16 are approximately 40 mV (gain $\approx 1$ ).
The tuner agc delay point may be adjusted by changing the injection current into terminal 15 of the CA3191E. Tuner delay is decreased for a high injection current into terminal 15 because the base current at Q16 is insufficient to maintain Q16 collector saturated. The tuner delay is increased for low injection currents into terminal 15 because the base current is sufficient to keep Q16 saturated at low collector currents.


Fig. 4(a) - Sync separator and key pulse circuit.


Fig. 4(b) - Keyed agc circuit.

## CA3191E

## Sync Separator

Fig. 4(a) shows a simplified schematic of the noise-protected sync-separator circuit of the CA3191E.

The video input (negative-going sync) at terminal 10 is buffered by emitter follower Q42, which is emitter-coupled to the noise inverter and the sync separator. The input (sync tips $\approx 1.8 \mathrm{~V}$ ) to the sync separator is through an active RC delay circuit consisting of resistors R43, R76, C7, C8, Q37, and Q58

The output of the noise inverter at Q35 is combined with the delayed video signal at the base of Q37, resulting in a noisecancelled video signal. (The noise inverter, Q31, Q32, Q35 and associated components, inverts negative-going noise puls.s when they become more negative than the reference bias at the base of Q32.) Because the inversion occurs before the delayed signal appears at the junction of the delay circuit and the base of Q37, the leading edge of the noise pulse is cancelled before reaching sync tip amplitude. The noise-cancelled signal is amplified by Q37 and Q58. Feedback from Q58 is applied to filter capacitor C8 in order to improve the rise time of the sync pulses. The output signal at Q58 is applied to the base of Q55, which acts as a peak detector, and also to the base of Q38 through resistor R55. A voltage divider consisting of R54 and R55 assures that the dc level of the signal at the base of Q40 is higher than that of the base of Q38. The emitter of Q55 is one $V_{B E}$ above the emitter of Q58. During the time that sync (or equalizing) pulses are present, the external capacitor is discharged toward the potential at the emitter of Q55. The negative-going sync pulse at the base of Q38 quickly falls below the slicing level set by the peak detector. The time constant (and slicing level) of the peak detector is user selected by the components connected to the sync filter at terminal 9. A resistor is also normally connected from terminal 9 to a positive voltage to supply the bias current required for Q55.
Thermal noise detection may be minimized by connecting an inductor and damping resistor in series with the peak-detector capacitor connected to terminal 9. The inductor reduces the bandwidth of the peak detector.

The output of the peak detector is applied to the base of Q40 through resistor R74. Transistors Q38, Q39, and Q40 form a differential amplifier with Q39 acting as a constant-current sink for the emitters of Q38 and Q39. As noted previously, the delayed noise-inverted video signal is applied to the base of Q38 (normally on) and the output of the peak detector is connected to the base of Q40 (normally off).

The differential-amplifier transistors Q38 and Q40 act as a threshold detector, and the output at the collector of Q40 consists of a "slice" of the sync signal. The reference voltage at the base of Q40 varies according to the input sync amplitude, thus tracking the sync input at the base of Q38 to maintain optimum sync separation. This action prevents "sidelock" which could result if the amplitude of the sync signal became high enough to cross the noisethreshold bias. The noise inverter would then treat the sync as a noise pulse and invert it.
The output of the differential amplifier at the collector of Q40 is connected to a p-n-p inverter/amplifier, Q6, which, in turn, is connected to an agc keying circuit and to the base of the output cascade emitter followers Q45 and Q46 and then to terminal 12 of the CA3191E. The output at terminal 12 consists of stripped positive-going composite vertical and horizontal sync pulses. An external load resistor is connected between terminal 12 and ground.
An output from the AGC keying circuit is connected to the base of Q54. Transistors Q54 and Q41, together with resistors R51, R52, and diode D11, form a recovery circuit for the sync separator.
During a sudden signal fade, or during channel switching from a strong channel to a weak channel, the tips of the sync pulses may momentarily rise above the slice level. Until the agc circuit returns the video signal to normal levels, the sync will be missing. The recovery circuit reduces this time interval by responding to the loss of sync condition from the agc keying circuit, when the sync pulses are not coincident with keying pulses. During the loss of sync condition, the output of the agc keying circuit couples pulses from the keying pulse source to the base of Q54. Transistors Q54 and Q41 are consequently turned on and the current from Q41 rapidly charges the external filter capacitor at terminal 9. The sync slice level is then raised so that peak detection can commence, and normal sync separation is quickly restored. This circuit, therefore, allows a higher capacitance value for the filter, which minimizes ripple on the slicing level without the penalty of a long recovery time.
At low level signal conditions, thermal noise from the antenna, tuner, and if amplifiers tend to degrade separation. To improve the performance of the sync separator under such conditions, transistors Q55 and Q43 are constructed to have narrow bandwidth which attenuates high-frequency noise in the peak detector. The noise bandwidth can also be reduced by using an RL coupling network between terminal 9 and the capacitor.

## Noise Inverter and Antl-Side-Lock Circuits

In normal operation the video signal (negative-going sync) applied to terminal 10 is coupled through emitter follower Q42 and R42 to the noise detector consisting of the comparator circuit Q31, Q32, and Q33. At terminal 10, the tip of the sync pulse is nominally at 1.8 volts, while the black level is nominally 3.8 volts. The voltagetranslated sync tip level at the base of Q31 is 2.5 volts and is compared to a nominal 1.3volt reference at the base of Q32. In the event that negative-going noise pulses fall below the reference voltage, transistors Q32 and Q35 conduct and apply a positivegoing inverted noise pulse at the base of Q37, which is added to the delayed signal from the active filter formed by R43, R76, R50, C7, and C8.
Because the video signal containing sync and noise has been delayed by the filter, the leading edge of the noise pulse is cancelled before the noise pulse reaches the sync tip level. The inverted noise pulse also charges capacitors C7 and C8 in the filter, thus stretching the inverted pulse to totally encompass and invert the original noise pulse.
The dc coupling used in the noisethreshold detector could result in an improper operating mode known as "sidelock" under certain operating conditions, e.g., receiver turns on or channel changes when the amplitude of the video signal is momentarily high, and the sync tips could fall below the noise inverter threshold. The noise inverter would treat the sync pulses as noise and remove them by the action of the inverter. The front and back porches of the horizontal line would appear to be two sync pulses, and the horizontal oscillator in the receiver would lock up to one of them. This mode is prevented by the anti-sidelock circuit consisting of another comparator (Q61, Q63, and associated components). Under normal signal-level conditions, the front and back porches and the black level portion of the video signal are above 4.5 volts at the emitter of Q58. The reference voltage at the base of Q 61 is 4.1 volts so that Q61 supplies current to Q62 and R81. The base of Q62 is reference-biased to $1 \mathrm{~V}_{\mathrm{BE}}$ and the emitter of Q 62 is, therefore, $2 \mathrm{~V}_{\mathrm{BE}}$ above ground ( 1.3 V ) and the noise inverter functions as previously described.
If, during turn-on or channel-changing, the amplitude of the video signal momentarily increases and the sync porches fall below 4.1 volts at the base of Q63, then Q61 turns off, the voltage at the base of Q32 collapses to zero volts, and the noise inverter is disabled until the agc circuit restores the video to normal levels.

## AGC Keying Circult

The agc keying circuit in the CA3191E utilizes the coincidence existing between the video sync pulse and the horizontal flyback (retrace) pulse to provide improved noise immunity, higher response speed, and reduction of "set up" at vertical sync time. An internally processed keying signal begins upon coincidence of the sync pulse and ends upon termination of the retrace pulse, thus maintaining the key pulse essentially constant and independent of the length of the sync pulse which can vary from $2.5 \mu \mathrm{~s}$ for the equalizing pulses to $29 \mu \mathrm{~s}$ for the vertical serration pulses. The circuit also provides an out-of-lock signal for the agc circuit and the sync-separator recovery circuit.
Fig. 4(b) shows a simplified schematic of the agc circuit. In normal operation the key pulse ( width $\approx 12 \mu \mathrm{~s}$ ) applied to terminal 8 is in coincidence with the sync pulse, derived from Q43, R59, R71, and R70 in the sync separator and applied to the base of Q53. Transistors Q52 and Q53 form a latch circuit that is turned on by the leading edge of sync and remains in its conducting state until the keying pulse decays to zero volts. The keying pulse, clamped by Q47 to $\mathrm{V}_{\mathrm{S}}+1$ $V_{B E}$, is coupled to the latch circuit by $\mathrm{R}^{2} 2$ and also to the collector of Q50. The sync pulse (constant width by the action of the latch circuit), is applied to the base of Q51, turning on this transistor and preventing outputs to the agc and sync recovery circuits. The base of Q48 is held at cutoff by the low potential at Q51 through resistors R66 and R64. The keying pulse for the agc circuit, therefore, flows through R63, and the agc circuit is then keyed normally.
If the key pulse and sync pulse are not coincident (out of sync), the normal agc pulse is disabled and an out-of-lock signal is coupled to the agc and sync recovery circuits as follows: The latch formed by transistors Q52 and Q53 does not operate unless current is supplied to the emitter of Q52 at the same time that a sync pulse is supplied to the base of Q53. When a horizontal key pulse is applied to terminal 8 without a coincident sync pulse, transistors Q50 and Q48 are turned on by the key pulse through R62, R67, R68, and R64. Transistor Q48 then prevents the flow of the key pulse current to the agc circuit. The keying pulse, attenuated by Q49 (also turned on), is applied to the agc recovery circuit where it turns on Q23 and slightly discharges the agc filter capacitor at terminal 5 and increases the gain of the if and rf stages. The key pulse, as previously explained, is coupled from the emitter of Q50 to the sync recovery circuit.
In the event of receiver turn-on or channel

## Linear Integrated Circuits

## CA3191E



92CL-33201
Fig. 5 - Application circuit for CA3191E and CA3192E. (Cont'd on next page.)
changes, a very strong video signal may accompany an out-of-lock condition. Under these conditions the input to Q53 remains at a high dc level and the latch provides a key pulse to the agc circuit to assure quick recovery of normal operation. Transistor Q51 also prevents coupling of the out-of-lock signal to the agc circuit so that the gain is not increased during an overload condition.

## AGC Peak Detecting Sample-and-Hoid

 Circult - Fig. 4(b)The sync negative-going video signal applied to terminal 10 is translated approximately 0.65 volts positive by the emitter follower Q42.
One output is connected to the noise inverter, while an attenuated portion is connected to the input of the agc circuit by resistors R41 and R40.


Fig. 5 - Application circuit for CA3191E and CA3192E. (Cont'd from previous page.)

The input of the agc circuit is a switch consisting of Q30A and Q30B. The signal is inverted by Q30A and applied to multiple emitter follower Q28.
At conditions of zero or very weak signals, Q30A tends to saturate. This saturation of Q30A is prevented by the conduction of Q30B. The load resistance, R38, for the inverter is connected to an 8.5 -volt supply to correctly bias C6. The peak sync signal charges the storage capacitor C 6 through resistor R33.

Under normal operation a key pulse is applied simultaneously to the base of Q22 which turns on to reverse bias D8 so that C6 will not discharge through R32, R30, and R31. The voltage stored on C6 should be dependent only on the amplitude of the sync component of the video signal and not be influenced by the widths of the sync pulses ( $2.5 \mu \mathrm{~s}$ to $29 \mu \mathrm{~s}$ ). The impedance of an emitter follower increases at low emitter currents and the charge on C6 would not follow short equalizing pulses. This action


Fig. 6 - Application block diagram of CA3191E and CA3136E synchronous detector.
is corrected by the output from the second emitter on Q28, resistors R34, R35, D9, and Q27 which acts to keep the emitter-follower impedance low as the capacitor C6 is reaching full charge. At high signal levels, current from tine second emitter is forced into R35 and D9 through R34. This current is fractionally mirrored into Q27, which acts to lower the output impedance of the first emitter of Q28 by providing a current path through the collector and emitter of Q27. At the end of the sync time, Q27 and Q28 are turned off because the emitter-base junction is back-biased by the peak sync voltage charge on C6.
When the key pulse is applied to the base of Q22, its emitter current also turns on Q21 through resistor R30. The key pulse is clamped 2 VBE higher than the peak voltage stored on C6 so that the current conducted to the base of Q21 by R30 is dependent on the detected sync pulse amplitude. Transistor Q20 is turned on by Q21, and the output current charges the external capacitor at terminal 5. Some or all of the charge current may be diverted by Q23. When the key pulse is applied to the base of Q22, it also supplies the emitter
current required for Q24 emitter. The collector current of Q24 is coupled to the base of Q23 causing it to conduct. The amount of conduction of transistors Q20 and Q23 depends on the sync-tip amplitude stored on C6. For weak signals Q23 sinks most of the current and the agc filter at terminal 5 is discharged toward ground. During increasing high signal levels, Q20 supplies charging current to the terminal 5 filter capacitor. This charging increases the positive voltage on C6 causing reverse bias to Q26 and Q24 which, in turn, reduces base current to Q23. Under equilibrium conditions, Q20 and Q23 collector currents are identical and the voltage at terminal 5 does not change. The net increase of charge to the filter capacitor at terminal 5 increases the terminal 5 agc voltage as the signal level increases, and the if and rf gains are decreased to maintain a uniform signal level at terminal 10.
When the receiver is not in synchronism, the key pulse is removed from the base of Q22 by the latch circuit. Under these conditions, C 6 is discharged between successive TV lines by D8, R32, R30 and R31. Therefore any noise on the video
signal does not build up on C 6 to cause agc noise set up. Both Q20 and Q23 are turned on only during the retrace interval and remain at cutoff during the active trace time period. As a consequence, the value of the agc filter capacitor at terminal 5 can be a relatively low value ( $\approx 0.1 \mu \mathrm{~F}$ ).
When the keying pulse is not present at the base of Q22, a small positive pulse from the latch circuit is applied to the junction of D7 and R80 which, in turn, lets Q23 conduct a
small current to discharge the agc filter at terminal 5 which increases the if and rf gain to allow the sync separator and latching circuit to quickly acquire synchronization. When very strong signals occur (channel switching, etc.), keying pulses are continuously applied to the base of Q22 and the input to D7 is grounded reducing the gain of the if and rf stages to assure quick return to normal operation.


Fig. 7 - Test circuit.

## Linear Integrated Circuits

CA3192E

| 16-Lead Dual-In-Line |
| :---: |
| Plastic Package |
| H-1622 |

# Television Video IF Amplifier System 

Includes 3rd Stage IF Amplifier, Video Detector, Video Amplifier, Intercarrier Mixer/Amplifier (Sound), AFT, and Shunt Regulator

## Features:

- Gain $41.5 d B \pm 3 d B$ if input to video output
- 4.5 MHz intercarrier output 30 mV (rms) typical
- Picture-to-noise - $55 d B$ min
- Linearity - $\pm 5 \%$ ( 5 steps black to white)
- Zero carrier output - 10 V typical
- AFT slope - 72 V/MHz min.
- Shunt regulator voltage 13 V typical
- Differential gain - $7.5 \%$ typical
- Differential phase $-7.5^{\circ}$ typical

The RCA-CA3192E $\ddagger$ is a monolithic silicon integrated circuit designed to perform the third stage IF amplification, video detection, video amplification, sound intercarrier mixing and amplification, and aft functions in color or monochrome TV receivers. The circuit also includes a shunt voltage regulator for use with the if system.
The CA3192E is designed to interface with the RCACA3191E* if amplifier, sync separator, and agc processor. The CA3192E is supplied in the 16 -lead dual-in-line plastic package ( E suffix).
$\ddagger$ Formerly Dev. Type No. TA10280B.
*The CA3191E is described in RCA data bulletin File No. 1268.


92Cs-33876
Terminal Assignment

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE:
Between Terms. 4 and 6 ..... 14 V
Between Terms. 11 and 6 ..... 24 V
Between 1 K connected to Term. 7 and 6 ..... 25 V
DC SUPPLY CURRENT:
At Term. 7 ..... 12 mA
At Term. 4 ..... 40 mA
At Term. 11 ..... 6 mA
DEVICE DISSIPATION:Up to $T_{A}=+55^{\circ} \mathrm{C}$..750 mWAbove $T_{A}=+55^{\circ} \mathrm{C}$.Derate linearly at $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
Operating ..... -40 to $+85^{\circ} \mathrm{C}$
Storage ..... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):
$+265^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$ and referenced to Test Circuit (Fig. 3)

*With respect to

## Linear Integrated Circuits

## CA3192E

## ELECTRICAL CHARACTERISTICS Continued

| Test | Characteristic | c Measure | Notes or Test Conditions |  | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| 24 | AFT Outputs 45.25 MHz TPL |  | $\mathrm{J} 2 \mathrm{f}_{2}, 20 \mathrm{mV}$ RMs | N4 | 11.2 | - | 12 | V |
| 25 |  | 44.65 MHz TPL | J2 f1, 20 mV fms | $\begin{aligned} & \text { N4 } \\ & \text { N5 } \end{aligned}$ | -0.1 | - | -4.3 | $\begin{gathered} \Delta V \text { WRT* } \\ T 24 \end{gathered}$ |
| 26 |  | 45.725 MHz TPL | $\mathrm{J} 2 \mathrm{f} 3,20 \mathrm{mV}$ fms | $\begin{aligned} & \text { N4 } \\ & \text { N5 } \end{aligned}$ | 0 | - | -2.7 | $\begin{gathered} \Delta V \text { WRT } \\ \text { T24 } \end{gathered}$ |
| 27 |  | 46.25 MHz TPL |  | $\begin{aligned} & \text { N4 } \\ & \text { N5 } \end{aligned}$ | 0.03 | - | 0.6 | V |
| 28 |  | 46.85 MHz TPL | J2 f6, 20 mV Rms | $\begin{aligned} & \mathrm{N} 4 \\ & \mathrm{~N} 5 \end{aligned}$ | 0.1 | - | 4.3 | $\begin{gathered} \Delta V W R T \\ T 27 \end{gathered}$ |
| 29 |  | 45.775 MHz TPL | $\mathrm{J} 2 \mathrm{f4}, 20 \mathrm{mV}$ RMS | $\begin{aligned} & \mathrm{N} 4 \\ & \mathrm{~N} 5 \end{aligned}$ | 0 | - | 2.7 | $\begin{gathered} \hline \Delta V W R T \\ T 27 \end{gathered}$ |
| 30 | AFT Defeat | 45.25 MHz TPL | $\mathrm{J} 2 \mathrm{f} 2,20 \mathrm{mV}$ RMS | $\begin{aligned} & \text { N4 } \\ & \text { N5 } \end{aligned}$ | 5.2 | - | 6.8 | V |
| 31 | AFT Defeat | 45.25 MHz TPJ | $\mathrm{J} 2 \mathrm{f} 2,20 \mathrm{mV} \mathrm{VmS}$ | $\begin{aligned} & \text { N4 } \\ & \text { N5 } \end{aligned}$ | 5.2 | - | 6.8 | V |

*With respect to

## NOTES:

1. Frequency Response - combine two signal sources by means of a 3-port 50 -ohm resistive combiner.
Port $1-45.75 \mathrm{MHz}$ CW Signal Source.
Port $2-44.75 \mathrm{MHz}$ or 42.17 MHz CW Signal Source
Port 3-J1 (IF input)
With signal generator connected to port 2 set at zero output, adjust the amplitude of the 45.75 MHz signal connected to port 1 until the dc voltage at test point 16 , TP16, is 4 volts dc Increase amplitude of 44.75 MHz signal at port 2 until the resultant 1 MHz beat at TP16 is $V$ mms. This signal represents 0 db .
Change 44.75 MHz source to 42.17 MHz and measure the amplitude of the resultant 3.58 MHz signal.
This amplitude is compared to the 1 V RMs 1 MHz signal.
2. Noise - Adjust amplitude of CW signal $(45.75 \mathrm{MHz})$ at $J 1$ until the dc voltage at TP16 is 4 V dc. Measure RMS noise using a video voltmeter with its low capacitance probe connected to J4.
3. Linearity - Apply a 100-IRE, 5-Step $87.5 \%$ modulated IF signal to J 1 of the test fixture Adjust the modulated IF signal amplitude until the sync tip voltage is 1.4 volts.

4. AFT Response.


## NOTES: (Cont'd.)

5. AFT Tuning - Align "bow tie" curve for best fit to specifications by adjusting varactor voltages at TP6 and TP7. Most units will have adequate bandwidth when tuned for maximum slope at center frequency. Readjust, if necessary, for optimum compromise between slope and bandwidth.
Initial Fixture Alignment - Apply 5.5 volts to TP6 and TP7. Adjust cores L1 and L2 using a correlation unit for best fit curve.
Test Method: First Alignment - Apply 10.2 V to TP6 (Varactor 1). Apply 46.25 MHz at 20 mV 月ms to J 2 and adjust Varactor 2 (TP7) voltage for a resultant difference of zero volts between test points J and L . Hold TP7 voltage and change frequency to 45.75 MHz and adjust TP6 voltage for difference of zero volts between test points $J$ and $L$. Hoid both varactor voltages for bow tie tests 16 thru 17. If unit fails tests, repeat using second alignment method.
Test Method: Second Alignment - Same as first alignment method except apply 9.7 volts to TP6, and then repeat balance of first alignment steps.


Fig. 1 - Block diagram of CA3192E.

## Circuit Description

Figs. 1 and 2 show the block diagram and schematic, respectively, for the CA3192E.
The video if signal, including the sound carrier, is applied to the third stage of the if amplifier at terminal 5. Transistors Q28 through Q32 amplify the signal. The internal RC components form a low- $Q$ bandpass amplifier centered at approximately 44 MHz . Transistor Q36 is biased at the threshold of conduction by a temperature compensated bias circuit consisting of transistors Q37, Q38, Q39 and Q40.
Transistor Q36 performs the video detection function. The if carrier is filtered out by the low-pass circuit components C12, R44, C10, Q35 and C11.
The detected video signal at the emitter of Q35 is connected to the current mirrors consisting of D7, R130, Q42, R58, Q45, and R60. The amplified video signal appears at output terminal 8 . Zero signal input at terminal 5 results in an output dc level of approximately 10 volts at terminal 8.

The amplified if signal at the collector of Q32 is also buffered by emitter-follower transistors Q34 and Q33. This if signal is connected to the upper base of the cascode-connected mixer Q4 and Q5 which converts the picture carrier (nominally 45.75 MHz ) and the audio carrier (nominally 41.25 MHz ) to a $4.5-\mathrm{MHz} \mathrm{FM}$ modulated sound carrier. The high-frequency carriers are filtered by the RC components associated with transistors Q1 and Q2. The $4.5-\mathrm{MHz}$ sound carrier output is at terminal 10 .
The picture if carrier ( 45.75 MHz ) is applied to emitter-follower Q3 at terminal 3 of the CA3192E. The output of the emitterfollower is connected to the base of the sound mixer Q5, as previously described, and to the AFT system comprised of transistors Q6 through Q27.
The output of transistor Q6 is connected to the grounded-base amplifiers Q7 and Q8. External tuned circuits are connected to the collectors of Q7 and Q8 at terminals 1 and

## Linear Integrated Circuits

## CA3192E



Fig. 2 - Schematic diagram of CA3192E.
92CM-33878


Fig. 3-Test circuit.

16, respectively. The tuned circuit at terminal 1 is normally tuned to a frequency slightly higher than the video if carrier frequency, while the tuned circuit at terminal 16 is tuned slightly lower than the video if carrier.

The amplified signals are applied to the envelope detectors Q10 and Q12 by means of emitter-follower transistors Q9 and Q11, respectively. The external filter is connected to terminals 14 and 15.


Fig. 4 - Application circuit for CA3191E and CA3192E. (Cont'd on page 7)

The outputs of the envelope detectors are applied to the dc amplifiers Q25 through Q27.
The dc amplifier gain can be controlled by adjusting the bias current fed into terminal 9 , and the AFT can be defeated by reducing the input current at terminal 9 to zero. ( $\mathrm{V}_{9} \leq$ 0.5 V ).

Included in the circuit is a reference shunt regulator connected to terminal 7 .

## Applications

Fig. 4 shows a typical application of the CA3192E used with a CA3191E television video if amplifier, sync separator, and AGC processor. Note that no mutual coupling is used between the inductors L12 and L13.
Fig. 5 is a partial schematic of an alternate AFT detector circuit using a discriminator transformer.

## CA3192E



Fig. 4 - Application circuit for CA3191E and CA3192E. (Cont'd from page 6).

If only one polarity AFT output is required, the other IC terminal (12 or 13) may be grounded and its associated components can be deleted.
The dc gain of the AFT amplifier can be increased by reducing the value of the 91-k resistor connected to terminal 9 (i.e. increase the input current to the current mirror D6, Q27). Reducing the value to 47 k will increase the gain about 6 dB but the dc
offset between terminals 12 and 13 will also increase.
The AFT may be disabled by opening or preferably grounding terminal 9 . The dc voltage at terminals 12 and 13 will be about 6 V if the $47-\mathrm{k}$ resistors are matched and point $B$ is 12 Volts.
Terminai 11 voltage supply may be increased to 24 V maximum if higher ampli-
tude AFT output swings are desired at terminals 12 and 13. If the voltage at terminal 11 is increased to 24 volts, the four $47 k$ resistors shown by terminals 12 and 13 should be increased to 100k each.
In the layout of the circuit board incorporating a CA3192E, care should be taken to insure that the video output circuits connected to terminal 8 are not in proximity to or coupled to the input terminals 3 and 5 . The input signal at terminal 3 should be about 30 millivolts.
Terminal $4(+\mathrm{Vs})$ should be bypassed with a 1000-picofarad and a 10-microfarad capacitor having the shortest possible leads. The 22-picofarad capacitor at terminal 5 should be connected to terminal 6 with very short leads to reduce FM pickup.


Fig. 5-CA3192E with discriminator transformer.


# Video IF Amplifier System for Color and Black and White TV Receivers 

Especially Suitable for SAW Filter Applications

FEATURES

- High-gain wideband IF output
- Excellent S/N ratio
- Excellent DG/DP characteristics
- Black and white noise inverters
- Peak AGC
- Fast uniform AGC action
- Wide-gain reduction range
- Synchronous AFT detector
- High gain AFT
- Synchronous video detector
- Negative video output
- VTR switch

RCA CA7607 and CA7611* perform video IF amplification, video detection and amplification, AFT detection and amplification and AGC control of video IF and tuner stages. The CA7607 is suitable for FET applications; the CA7611 is used for NPN tuner stages and has a higher value of RF AGC control current.

A three-stage, wide-band IF amplifier employs an advanced gain reduction circuit for a wide range of AGC gain control with excellent stability at all gain conditions.
A synchronous video demodulator having a low distortion reference amplifier provides a negative-polarity video output signal containing negligible intermodulation products.

Noise inverters prevent ultra white and black spots in the picture.

A separate synchronous demodulator is used for AFT detection giving an accurate and sensitive AFT ( $12 \mathrm{kHz} / \mathrm{V}$ typ.).
A VTR switch permits removing internal video when using a VTR.
The CA7607E and CA7611E are supplied in a 16 -lead dual-in-line plastic package.
*The CA7607E was formerly RCA Dev. No. TA10770; the CA7611E was formerly RCA Dev. No. TA11025.

## MAXIMUM RATINGS, Absolute-Maximum Values:




Fig. 1 - Block diagram of the CA7607E and CA7611E.


Fig. 2 - Typical application cirsuit for the CA7607E and CA7611E

## Linear Integrated Circuits

## CA7607E, CA7611E

ELECTRICAL CHARACTERISTICS at $T A=25^{\circ} \mathrm{C}, \mathrm{V}+=12 \mathrm{~V}, \mathrm{VIN}$ at TP8 (Fig. 3)

| CHARACTERISTIC | TEST CONDITIONS | S2 | S3 | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. | MAX. |  |
| Supply Current <br> 112 | VIN $=0$ | 4 | 1 | 42.0 | 51.0 | 63.0 | mA |
| Video DC Output Voltage V12 | VIN $=0$ | 4 | 1 | 5.2 | 5.5 | 5.8 | VDC |
| AFT DC Output Voltage V5 | VIN $=0$ | 4 | 1 | 5.3 | 6.8 | 8.3 | VDC |
| AFT DC Output Voltage V6 | VIN $=0$ | 4 | 1 | 5.3 | 6.8 | 8.3 | VDC |
| AFT Output Offset Voltage V5-V6 | VIN $=0$ | 4 | 1 | -1.5 | 0.0 | 1.5 | VDC |
| RF AGC Residual Output Voltage V4 SAT | CA7607E | 4 | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | 0.0 | 0.2 | 0.5 | VDC |
| RF AGC Voltage Drop <br> V11-V4 | CA7607E CA7611E | 2 | $\begin{aligned} & \frac{2}{2} \\ & 1 \end{aligned}$ | -0.1 | 0.0 | 0.1 | VDC |
| Maximum Video Sensitivity V12 | $\mathrm{VIN}=25 \mu \mathrm{Vrms} \mathrm{CW}$ | 2 | 2 | -0.25 | 0.25 | 1.0 | VDC |
| Minimum Video Sensitivity V12 | $\mathrm{VIN}=85 \mu \mathrm{Vrms} \mathrm{CW}$ | 2 | 2 | 1.0 | 2.0 | 3.8 | VDC |
| Synch Tip Level Voltage V12 | $\mathrm{VIN}=15 \mathrm{mVrms}$ | 2 | 2 | 2.3 | 2.5 | 2.7 | VDC |
| Black Noise Threshold Level Voltage V12 | $\mathrm{VIN}=50 \mathrm{mVrms} 45.75 \mathrm{MHz}$ <br> @ 30\% AM MOD 1 kHz | 3 | 2 | 1.4 | 1.6 | 1.8 | VDC |
| Black Noise Clamp Level V12 |  | 3 | 2 | 2.9 | 3.3 | 3.7 | VDC |
| White Noise Threshold Level V12 | $\mathrm{VIN}=60 \mathrm{mVrms} 52 \mathrm{MHz}$ <br> @ 30\% AM MOD 1kHz | 3 | 2 | 6.0 | 6.4 | 6.8 | VDC |
| White Noise Clamp Level V12 |  | 3 | 2 | 3.7 | 4.1 | 4.5 | VDC |
| Video Freq. Response at 3.58 MHz V12 |  | 1 | 2 | -2 | 0 | +1 | dB |
| Video Freq. Response @ 4.5 MHz V12 |  | 1 | 2 | -3 | -2 | +2 | dB |
| 920 kHz Beat <br> V12 | $\mathrm{VIN} \mathrm{N}_{1}=33 \mathrm{mVrms} \mathrm{CW}$ $\mathrm{VIN} \mathrm{N}_{2}=11 \mathrm{mVrms} \mathrm{CW}$ $\mathrm{VIN}=11 \mathrm{mVrms} \mathrm{CW}$ <br> $\mathrm{VIN}_{3}=11 \mathrm{mVrms} \mathrm{CW}$ | 1 | 2 | 31 | 38 | - | dB |
| Video Amplifier Bandwidth $\mathrm{V}_{12}+\mathrm{BW}$ |  | 1 | 2 | 4.5 | 5.5 | 10.0 | MHz |
| Suppression of Carrier V12 | $\mathrm{V} / \mathrm{N}=25 \mathrm{mV} 45.75 \mathrm{MHz}$ <br> @ 80\% AM MOD. 1 kHz | 3 | 2 | 40 | 50 | - | dB |
| Suppression of 2nd Harmonic V12 |  | 3 | 2 | 35 | 50 | - | dB |
| Differential Phase |  | 2 | 2 | - | 3.5 | 6.0 | DEG |
| Differential Gain V12 |  | 2 | 2 | - | 7 | 10 | \% |
| Picture-to-Noise Ratio PIN12 | $\mathrm{VIN}=25 \mathrm{mV} 45.75 \mathrm{MHz} \mathrm{CW}$ | 1 | 2 | 53 | 58 | - | dB |
| Picture-to-Noise Ratio PIN12 | $\mathrm{VIN}=7.5 \mathrm{mV} 45.75 \mathrm{MHz} \mathrm{CW}$ | 1 | 2 | 50 | 54 | - | dB |
| AFT Sensitivity $\frac{\Delta f}{\mathrm{~V} 5-\mathrm{V} 6}$ | VIN $=15 \mathrm{mVrms}$ CW | 2 | 2 | 6.0 | 12.0 | 16.0 | kHz/V |
| AFT Output @ 44.75 MHz | $\mathrm{VIN}=15 \mathrm{mVrms} \mathrm{CW}$ | 2 | 2 | 11.4 | 11.9 | 12.1 | VDC |
| AFT Output @ $\begin{gathered}\text { V6 } \\ \text { 4.75 MHz }\end{gathered}$ | $\mathrm{VIN}=15 \mathrm{mVrms} \mathrm{CW}$ | 2 | 2 | 1.6 | 2.1 | 2.8 | VDC |

ELECTRICAL CHARACTERISTICS (cont'd.)

| CHARACTERISTIC | TEST CONDITIONS | S2 | S3 | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN. | TYP. | MAX. |  |
| AFT Output @ 46.75 MHz | $\mathrm{VIN}=15 \mathrm{mVrms} \mathrm{CW}$ | 2 | 2 | 1.6 | 2.1 | 2.8 | VDC |
| AFT Output @ 46.75 MHz | $\mathrm{VIN}=15 \mathrm{mVrms} \mathrm{CW}$ | 2 | 2 | 11.4 | 11.9 | 12.1 | VDC |
| RF Delay 1 | $\begin{gathered} \text { VIN = } \\ \text { 15mVrms } 45.75 \mathrm{MHz} \mathrm{CW} \\ \\ \text { CA7607E } \\ \text { CA7611E } \end{gathered}$ | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{array}{r} 1 \\ 2 \\ \hline \end{array}$ | 0.0 | 1.0 | 10.4 | VDC |
| RF Delay 2 <br> V4 | $\begin{gathered} \mathrm{VIN}=100 \mathrm{mVrms} 45.75 \mathrm{MHz} \mathrm{CW} \\ \\ \text { CA7607E } \\ \text { CA7611E } \end{gathered}$ | $\begin{array}{r} 2 \\ 2 \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 1 \\ & \hline \end{aligned}$ | 10.6 | 12.0 | 12.1 | VDC |
| RF AGC Leakage Current 14L |  |  |  | - | - | 1.0 | $\mu \mathrm{A}$ |
| Maximum Available Current I4MAX | $\begin{aligned} & \text { CA7607E } \\ & \text { CA7611E } \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 0.3 \\ & 7.0 \\ & \hline \end{aligned}$ |  |  | mA |
| $\begin{array}{r} \text { RF Delay LO } \\ \text { V4 } \\ \hline \end{array}$ | CA7607E CA7611E | $\begin{aligned} & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | 0.2 | 5.0 | 15.0 | mV |
| $\begin{array}{r} \text { RF Delay } \mathrm{HI} \\ \\ \text { V4 } \\ \hline \end{array}$ | CA7607E CA7611E | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 2 \\ & 1 \\ & \hline \end{aligned}$ | 100 | 200 | 1000 | mV |
| Input Impedance PIN 1-16 |  | 4 |  | - | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ |



Fig. 3 - Test circuit for the CA7607E and CA7611E.

## Linear Integrated Circuits

## CA1190



## TV Sound IF and Audio Output Subsystems

## Features:

- Nominal power output: 4 W at $\mathrm{V}+=24 \mathrm{~V}$, $R_{L}=16 \Omega$, dist $=10 \%, 2 \mathrm{~W}$ at $V+=12 \mathrm{~V}$, $R_{L}=8 \Omega$, dist. $=10 \%$
- Wide power-supply range: 9 to 28 V
- Low quiescent current: 25 mA typ.
- $5-\mathrm{kHz}$ deviation sensitivity: 1 W output typ.
- 3-dB limiting sensitivity: $50 \mu \mathrm{~V}$ typ.
- Excellent AM rejection: 50 dB typ.
- Differential peak detector - requires one tuned coil
- Electronic volume control with improved taper and single wire control

The RCA-CA1190Q combines sound IF and audio output subsystems on a single monolithic integrated circuit to provide a television sound system. Each device includes a multistage IF amplifier-limiter, an FM detector, and an audio power amplifier that is designed to drive, primarily, an 8 - $16-$, or $32-\mathrm{ohm}$ speaker.
The CA1190Q is electrically and mechanically equivalent to industry type TDA1190Z.

The CA1190Q differs from the TDA1190Z in that it includes provisions for a lower value volume control.
The CA1190Q is supplied in the 16 -lead quad-in-line plastic package having an integral bent-down wing-tab ( Q -suffix) heat sink intended for PC board mounting.


Fig. 1-CA1190Q typical application.

MAXIMUM RATINGS, Absolute-Maximum Values:

|  |  | UNITS |
| :---: | :---: | :---: |
| DC SUPPLY-VOLTAGE (Between Term. 14 |  |  |
| $\mathrm{V}+$ and ground tabs) | +28 | $\checkmark$ |
| OUTPUT PEAK CURRENT: |  |  |
| Repetitive. | 1.5 | A |
| Non-repetitive | 2 | A |
| INPUT SIGNAL VOLTAGE (Between Terms. 1 and 2) | $\pm 3$ | V |
| DEVICE DISSIPATION: |  |  |
| With Infinite Heak Sink - |  |  |
| Up to $\mathrm{T}_{\mathrm{A}}=90^{\circ} \mathrm{C}$. | 5 | W |
|  | 83.3 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| With No Heat Sink - (free air) - |  |  |
| Up to $T_{A}=25^{\circ} \mathrm{C}$. | 1.75 | W |
| Above $T_{A}=25^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . derate lineary | 14 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| THERMAL RESISTANCE: |  |  |
| Junction to ground tabs | 12 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to ambient. . | 70 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| AMBIENT TEMPERATURE RANGE: |  |  |
| Operating. | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage... | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (During Soldering): |  |  |
| At a distance $1 / 16 \mathrm{in} . \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max. | +265 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathbf{C}, \mathbf{v +}=\mathbf{2 4} \mathbf{V}$, DC Volume Control $R_{X}=0 \Omega$, $R_{L}=16 \Omega$ uniess otherwise Indicated. Refer to Fig. 1.

| CHARACTERISTIC |  | LIMITS |  | UNITS |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Typ. |  |  |

Static Characteristics

| Current into Term. 14 | $P_{0}=0$ | 10 | 25 | 40 | mA |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Dynamic Characteristics

| IF Amplifier: Input Limiting Voltage, (At - 3 dB point), $\mathrm{V}_{1}$ (lim) | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=4.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} \\ & \Delta \mathrm{f}= \pm 25 \mathrm{kHz} \end{aligned}$ | - | 50 | 100 | $\mu \mathrm{V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AM Rejection, AMR | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=4.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz}, \\ & \text { Modulation Index }=0.3, \\ & \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{mV} \end{aligned}$ | 40 | 50 | - | dB |
| Deviation Sensitivity | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=4.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} \\ & \Delta \mathrm{f}= \pm 25 \mathrm{kHz}, \mathrm{~V}_{1}=1 \mathrm{mV} \\ & \mathrm{R}_{\mathrm{X}}=0, \text { Deviation necessary } \\ & \text { to obtain } 4 \text { Vrms across } \\ & 16 \Omega(1 \mathrm{~W}) \end{aligned}$ | - | 5 | - | kHz |
| Minimum Audio Output | $\begin{aligned} & f_{0}=4.5 \mathrm{MHz}, f_{m}=400 \mathrm{~Hz} \\ & \Delta f= \pm 25 \mathrm{kHz}, \mathrm{~V}_{\mathrm{I}}=1 \mathrm{mV} \\ & \mathrm{R}_{\mathrm{x}}=15 \mathrm{k} \Omega \end{aligned}$ | - | - | 10 | mVrms |
| Distortion at $\mathrm{P}_{\mathrm{O}}=1.5 \mathrm{~W}$ | $\begin{aligned} & f_{0}=4.5 \mathrm{MHz}, f_{m}=400 \mathrm{~Hz} \\ & \Delta f= \pm 25 \mathrm{kHz}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{mV} \end{aligned}$ | - | - | 3 | \% |
| Signal to Noise Ratio | $V_{\text {out }}$ at $\Delta f=0$ with $R_{X}$ adjusted for $\mathrm{V}_{\text {out }}=4 \mathrm{Vrms}$ at $\Delta f= \pm 25 \mathrm{kHz}$ | 50 | - | - | dB |



Fig. 2-CA1190Q (cont'd on next page).


92CL-29274
Fig. 2 - CA1190Q (cont'd from previous page).


92Cs-29272
Fig. 3 - Terminal diagram.

CA1191


## TV Sound IF and Audio Output Subsystems

## Features:

- Nominal power output: 4 W at $\mathrm{V}+=24 \mathrm{~V}$, $R_{\mathrm{L}}=16 \Omega$, dist. $=10 \%, 2 \mathrm{~W}$ at $\mathrm{V}+=12 \mathrm{~V}$, $R_{\mathrm{L}}=8 \Omega$ dist $=10 \%$
- Wide power-supply range: 9 to 28 V
- Low quiescent current: 25 mA typ.
- $5-\mathrm{kHz}$ deviation sensitivity: 1 W output typ.
- 3-dB limiting sensitivity: $50 \mu \mathrm{~V}$ typ.
- Excellent AM rejection: 50 dB typ.
- Differential peak detector - requires one tuned coil
- Electronic volume control with improved taper and single wire control

The RCA-CA1191E* combines sound IF and audio output subsystems on a single monolithic integrated circuit to provide a television sound system. Each device includes a multi-stage IF amplifier-limiter, an FM detector, and an audio power amplifier that is designed to drive, primarily, an 8 -, 16 , or 32 ohm speaker.
The CA1191E is electrically and mechanically equivalent to industry type TDA 3190.
*Formerly RCA Dev. No. TA11029

The CA1191E differs from the TDA3190 in that it includes provisions for a lower value volume control.
The CA1191E is supplied in the dual-in-line 16 lead plastic package with webbed-lead construction for improved dissipation and allows the use of a standard IC socket or printed circuit board layout.


Fig. 1 - Block diagram of the CA1191E in a typical application.

| MAXIMUM RATINGS, Absolute-Maximum Values: |  |  |
| :---: | :---: | :---: |
| DC SUPPLY VOLTAGE (Between Term. $14 \mathrm{~V}^{+}$and ground tabs) | +28 | V |
| OUTPUT PEAK CURRENT: |  |  |
| Repetitive | 1.5 | A |
| Non-repetitive . | 2 | A |
| INPUT SIGNAL VOLTAGE (Between Terms. 1 and 2) | $\pm 3$ | V |
| DEVICE DISSIPATION: |  |  |
| With Infinite Heat Sink - |  |  |
| Up to $T_{A}=90^{\circ} \mathrm{C}$ | 4.3 | W |
|  | 71.7 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| With No Heat Sink - (free air) - |  |  |
|  | 1.6 | W |
|  | 12.8 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| THERMAL RESISTANCE: |  |  |
| Junction to ground pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . | 14 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to ambient . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| AMBIENT TEMPERATURE RANGE: |  |  |
| Operating. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (During Soldering): |  |  |
| At a distance $1 / 16 \mathrm{in} . \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max..... | +265 | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS at $T_{\mathrm{A}}=25^{\circ} \mathrm{C}, V^{+}=24 \mathrm{~V}, D C$ Volume Control $R x=0 \Omega, R_{\mathrm{L}}=16 \Omega$ un/ess otherwise indicated. Refer to Fig. 1.

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Static Characteristics |  |  |  |  |  |
| Current into Term. 14 | $\mathrm{P}_{\mathrm{o}}=0$ | 10 | 25 | 40 | mA |
| Dynamic Characteristics |  |  |  |  |  |
| IF Amplifier: Input Limiting Voltage, (At -3 dB point), $\mathrm{V}_{1}$ (lim) | $\begin{aligned} & f_{o}=4.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} \\ & \Delta \mathrm{f}= \pm 25 \mathrm{kHz} \end{aligned}$ | - | 50 | 100 | $\mu \mathrm{V}$ |
| AM Rejection, AMR | $\begin{aligned} & f_{\mathrm{o}}=4.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz}, \\ & \text { Modulation Index }=0.3, \\ & \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{mV} \end{aligned}$ | 40 | 50 | - | dB |
| Deviation Sensitivity | $\begin{aligned} & f_{0}=4.5 \mathrm{MHz}, f_{m}=400 \mathrm{~Hz} \\ & \Delta f= \pm 25 \mathrm{kHz}, \mathrm{~V}_{1}=1 \mathrm{mV} \end{aligned}$ <br> $R x=0$, Deviation necessary to obtain 4 Vrms across $16 \Omega(1 \mathrm{~W})$ | - | 5 | - | kHz |
| Minimum Audio Output | $\begin{aligned} & f_{0}=4.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} \\ & \Delta \mathrm{f}^{\prime}= \pm 25 \mathrm{kHz}, \mathrm{~V}_{1}=1 \mathrm{mV} \\ & \mathrm{Rx}=15 \mathrm{k} \Omega \end{aligned}$ | - | - | 10 | mVrms |
| Distortion at $\mathrm{P}_{\mathrm{o}}=1.5 \mathrm{~W}$ | $\begin{aligned} & f_{0}=4.5 \mathrm{MHz}, f_{m}=400 \mathrm{~Hz} \\ & \Delta f= \pm 25 \mathrm{kHz}, \mathrm{~V}_{\mathrm{IN}}=1 \mathrm{mV} \end{aligned}$ | - | - | 3 | \% |
| Signal to Noise Ratio | $V_{\text {out }}$ at $\Delta f=0$ with $R x$ adjusted for $\mathrm{V}_{\text {out }}=4 \mathrm{Vrms}$ at $\Delta f= \pm 25 \mathrm{kHz}$ | 50 | - | - | dB |

## Linear Integrated Circuits

## CA1191



Fig. 2 - CA1191E Schematic diagram


CA1191E Schematic diagram (con't.)

## Linear Integrated Circuits

## CA2111AE, CA2111AQ



# FM IF Amplifier-Limiter and Quadrature Defector 

For FM IF and TV Sound IF Applications

## Features:

- Direct replacement for ULN2111A and MC1357
- Good sensitivity: Input limiting voltage (knee) ( $\mathbf{4 0 0} \mu \mathrm{V}$ typ. at $\mathbf{1 0 . 7} \mathbf{~ M H z}$; $250 \mu \mathrm{~V}$ typ. at 4.5 MHz and 5.5 MHz )
- Excellent AM rejection ( $\mathbf{4 5} \mathbf{d B}$ typ. at 10.7 MHz )
- Provision for output from 3-stage IF amplifier section
- Low harmonic distortion
- Quadrature detection permits simplified single-coil tuning
- Extremely low AFC voltage drift over full operating-temperature range
- Minimum number of external parts required

The CA2111A, on a single monolithic chip, provides a multistage wideband amplifier-limiter, a quadrature detector, and an emitter-follower output stage. This device is designed for use in FM receivers and in the sound IF sections of TV receivers. In addition, an output terminal is provided which allows the use of the amplifier-limiter as a straight $60-\mathrm{dB}$ wideband amplifier.
The amplifier-limiter features the excellent limiting characteristics of 3 cascaded differential amplifiers.


Fig. 1-Block diagram of CA2111A and associated outboard components.

The quadrature detector requires only one coil in the associated outboard circuit and therefore, tuning is a simple procedure.

A unique feature of the CA2111A is its exceptionally low AFC voltage drift over the full operating-temperature range.
This device can be supplied in either dual-in-line or quad-inline 14-lead plastic packages (CA2111AE and CA2111AQ, respectively).

MAXIMUM RATINGS, Absolute-Maximum Values at $\tau_{A}=25^{\circ} \mathrm{C}$
DC Supply Voltage
[between terminals $5\left(V^{+}\right)$and $3\left(V^{-}\right)$] $16 \quad V$
Device Dissipation:
Up to $T_{A}=60^{\circ} \mathrm{C} \ldots . . . .$.
Above $\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C} \ldots . . . .$. derate linearly $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Ambient Temperature Range:

| Operating | -55 to +125 |
| :---: | :---: |
| Storage | -65 to +150 |

Lead Temperature (During Soldering):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$.
$(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 s max. . . . . . $+265 \quad{ }^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS at $\mathbf{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |
| DC Voltage: At Terminal 1 | $V_{1}$ | $\begin{aligned} \mathrm{V}^{+} & =12 \mathrm{~V} \\ & =8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 3.7 \end{aligned}$ |  |  |
| At Terminals 4, 5, 6, 10 At Terminals 2, 12 | $\begin{aligned} & v_{4,5,6,10} \\ & v_{2,12} \end{aligned}$ | $\mathrm{V}^{+}=8 \mathrm{~V}$ | - | $\begin{aligned} & 1.35 \\ & 3.5 \end{aligned}$ | - | v |
| DC Current (into Terminal 13) $\begin{aligned} & \text { At } V^{+}=8 \mathrm{~V} \\ & \text { At } V^{+}=12 \mathrm{~V} \end{aligned}$ | 113 |  | - | $\begin{aligned} & 14 \\ & 16 \end{aligned}$ |  | mA |
| Amplifier Input Resistance | $\mathrm{R}_{4}$ | $f_{\mathrm{O}}=10.7 \mathrm{MHz}$ | - | 7 | - | $\mathrm{k} \Omega$ |
| Amplifier Input Capacitance | $\mathrm{C}_{4}$ |  | - | 11 | - | pF |
| Detector Input Resistance | $\mathrm{R}_{12}$ |  | - | 70 | - | $\mathrm{k} \Omega$ |
| Detector Input Capacitance | $\mathrm{C}_{12}$ |  | - | 2.7 | - | pF |
| Amplifier Output Resistance | $\mathrm{R}_{10}$ |  | - | 60 | - | $\Omega$ |
| Detector Output Resistance | $\mathrm{R}_{1}$ |  | - | 200 | - | $\Omega$ |
| De-Emphasis Resistance | $\mathrm{R}_{14}$ |  | - | 8.8 | - | k $\Omega$ |

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$
FM Modulation Frequency $=400 \mathrm{~Hz}$ Source Resistance $=50 \Omega$
FM Modulation Frequency $=400 \mathrm{~Hz}$, Source Resistance $=50 \Omega$

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS |  |  |  |  |  |  |  | UNITS | TEST CIRCUIT OR CHARACTERISTIC CURVES FIG. NO. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} f_{0} & =10.7 \mathrm{MHz} \\ \Delta f & = \pm 75 \mathrm{KHz} \end{aligned}$ |  |  |  | $\begin{gathered} f_{\mathrm{O}}=4.5 \mathrm{MHz} \\ \Delta f= \pm 25 \mathrm{KHz} \\ \mathrm{~V}^{+}=12 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} f_{\mathrm{O}}=5.5 \mathrm{MHz} \\ \Delta f= \pm 50 \mathrm{KHz} \\ \mathrm{~V}^{+}=12 \mathrm{~V} \end{gathered}$ |  |  |  |
|  |  |  | 12 V |  | 8 V |  |  |  |  |  |  |
|  |  | LIMITS |  |  |  |  |  |  |  |  |  |
|  |  | TYP. | MAX. | TYP. | MAX | TYP. | MAX. | TYP. | MAX. |  |  |
| AMPL-LIMITER <br> Input Limiting Threshold Voltage | $v_{i}(l i m)$ <br> (4) | 400 | 600 | 400 | 600 | 250 | 400 | 250 | 400 | $\begin{gathered} V \\ (R M S) \end{gathered}$ | 3, 7, 8, 9 |
| AM Rejection ${ }^{\ddagger *}$ | AMR(1) | 45 | - | 37 | - | 36 | - | 40 | - | dB | 3, 4, 5, 6 |
| Ampl. Voltage Gain | $\mathrm{A}_{\mathrm{V}}(10)$ | 55 | - | 55 | - | 60 | - | 60 | - | dB | 3 |
| DETECTOR <br> Recovered Audio ${ }^{\ddagger}$ Output Voltage | $V_{0}(A F)$ <br> (1) | 0.48 | - | 0.3 | - | 0.72 | - | 1.2 | - | $\begin{gathered} V \\ (\mathrm{RMS}) \end{gathered}$ | 3, 7, 8, 9 |
| Total Harmonic ${ }^{\ddagger}$ Distortion | THD(1) | 1 | - | 1 | - | 1.5 | - | 3 | - | \% | 3 |
| ${ }^{\ddagger} \mathrm{V}_{\mathrm{i}}=10 \mathrm{mV}$ (RMS $)$ | $\Delta V_{i} \leqslant 50 \mu \mathrm{~V}$ (rms) |  |  | * $100 \%$ FM, 30\% AM |  |  |  |  |  |  |  |

## Linear Integrated Circuits

## CA2111AE, CA2111AQ



Fig. 2-Circuit schematic-CA2111A

NOTE:
Input to the quadrature coil can be from either terminal 9 or terminal 10. Terminal 9 is normally used because it lessens the possibility of overloads during tuning The use of terminal 10 increases the limiting sensitivity significantly and has been used successfully in these tests

| COMPONENT VALUES |  |  |  |  |  |  | DETECTOR TRANSFER CHARACTERISTICS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f | $L_{1}$ | $c_{1}$ | $\mathrm{R}_{1}$ | Q | $\mathrm{c}_{2}$ | $\mathrm{c}_{3}$ | UPPER PEAK | LOWER PEAK |
| MH2 | $\mu \mathrm{H}$ | pF | $\mathrm{k} \Omega$ | - | pF | $\mu \mathrm{F}$ | MHz | MHz |
| 4.5 | 14 | 120 | 20 | 30 | 3 | 0.003 | 458 | 4.42 |
| 5.5 | 8 | 100 | 20 | 30 | 3 | 0003 | 5.63 | 5.37 |
| 107 | 2 | 120 | 3.9 | 20 | 4.7 | 0.01 | 10.9 | 10.5 |

Fig. 3-Test circuit.


Fig. 4-AM rejection vs input voltage (4.5 MHz).


Fig. 6-AM rejection vs input voltage (10.7 MHz).


Fig. 8-Detected audio output vs input voltage (5.5 MHz).


Fig. 5-AM rejection vs input voltage (5.5 MHz).

Fig. 7-Detected audio output vs input voltage (4.5 MHz).


Fig. 9-Detected audio output voltage vs input voltage (10.7 MHz).

## Linear Integrated Circuits

## CA2111AE, CA2111AQ



Fig. 10-AFC voltage vs ambient temp.


Fig. 11-Signal-to-noise ratio vs input voltage.


## FM IF Amplifier-Limiter and Quadrature Detector

For FM IF and TV Sound IF Applications

## Features:

- Direct replacement for ULN2136A and LM1841
- Good sensitivity: Input limiting voltage (knee) $(400 \mu \mathrm{~V}$ typ. at 10.7 MHz ; $250 \mu \mathrm{~V}$ typ. at 4.5 MHz and 5.5 MHz )
- Excellent AM rejection ( 45 dB typ. at 10.7 MHz )
- Provision for output from 3-stage IF amplifier section

The CA2136A integrated circuit includes a multistage wideband amplifier-limiter, a quadrature detector, an emitter-follower output stage, and a voltage regulator on a single monolithic chip. This device provides a regulated supply voltage for the tuner stages in FM receivers. It can be used in any amplifier-limiter or FM demodulator application.
The amplifier-limiter features the excellent limiting characteristics of three cascaded differential amplifiers. The quadrature detector requires only one coil in the associated outboard circuit; tuning, therefore, is a simple procedure.
A unique feature of the CA2136A is its exceptionally low AFC voltage drift over the full operating-temperature range.

- Low harmonic distortion
- Quadrature detection permits simplified single-coil tuning
- Extremely low AFC voltage drift over full operating-temperature range
- Excellent line and load regulation
- Minimum number of external parts required
- Pin-compatible with the CA2111A

This device can be supplied in either dual-in-line or quad-in-line 14 -lead plastic packages.


Fig. 1 - Block diagram of CA2136A and
associated outboard components

## CA2136A

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$
DC SUPPLY VOLTAGE
[Between Terminals $3(\mathrm{~V}+$ ) and $7(\mathrm{~V}-\mathrm{)}$ ] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 V
DEVICE DISSIPATION:
Up to $T_{A}=60^{\circ} \mathrm{C}$

AMBIENT TEMPERATURE RANGE:
Operating -55 to $+125^{\circ} \mathrm{C}$
Storage ................................................................................... . -65 to $+150^{\circ} \mathrm{C}$
EXTERNAL LOAD CURRENT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
LEAD TEMPERATURE (During Soldering):
At distance $1 / 16 \pm 1 / 32$ in. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | SYMBOL | $\begin{gathered} \text { TEST } \\ \text { CONDITIONS } \end{gathered}$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIn. | Typ. | Max. |  |
| DC Voltage: <br> At Terminal 1 | $V_{1}$ | $\mathrm{V}+=12 \mathrm{~V}$ | 3.5 | 4.3 | 5.0 |  |
| At Terminals 4, 5, 6, 10 <br> At Terminals 2, 12 At Terminal 13 | $\begin{gathered} \hline \mathrm{V}_{4,5}, 6,10 \\ \mathrm{~V}_{2,12} \\ \mathrm{~V}_{13} \\ \hline \end{gathered}$ | $\mathrm{V}+=12 \mathrm{~V}$ | - | $\begin{aligned} & 1.35 \\ & 3.8 \\ & 7.8 \end{aligned}$ | - | V |
| DC Current (into Terminal 3) At $\mathrm{V}+=12 \mathrm{~V}$ | 13 |  | - | 21 | - | mA |
| Amplifier Input Resistance | $\mathrm{R}_{4}$ | $\mathrm{fo}_{\mathrm{O}}=10.7 \mathrm{MHz}$ | - | 7 | - | k 8 |
| Amplifier Input Capacitance | $\mathrm{C}_{4}$ |  | - | 11 | - | pF |
| Detector Input Resistance | $\mathrm{R}_{12}$ |  | - | 70 | - | k 8 |
| Detector Input Capacitance | $\mathrm{C}_{12}$ |  | - | 2.7 | - | pF |
| Amplifier Output Resistance | $\mathrm{R}_{10}$ |  | - | 60 | - | Q |
| Detector Output Resistance | $\mathrm{R}_{1}$ |  | - | 200 | - | 8 |
| De-Emphasis Resistance | $\mathrm{R}_{14}$ |  | - | 10.5 | - | k 8 |

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=25^{\circ} \mathrm{C}$
FM Modulatlon Frequency $=\mathbf{4 0 0} \mathrm{Hz}$, Source Resistance $=50 \Omega$

| CHARACTERISTIC | SYMBOL | TEST | TIONS | UNITS | $\begin{aligned} & \text { TEST CIR- } \\ & \text { CUIT OR } \\ & \text { CHARAC- } \\ & \text { TERISTIC } \\ & \text { CURVES } \\ & \text { FIG. NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{f}_{0}=10.7 \mathrm{MHz} \\ & \Delta \mathrm{f}= \pm \mathbf{7 5 \mathrm { kHz }} \end{aligned}$ |  |  |  |
|  |  | $\mathrm{V}+=12 \mathrm{~V}$ |  |  |  |
|  |  | LIMITS |  |  |  |
|  |  | Typ. | Max. |  |  |
| AMPLIFIER-LIMITER |  |  |  |  |  |
| Input Limiting Threshold Voltage | $V_{i}$ (lim) <br> (4) | 400 | 600 | $\mu \mathrm{V}$ (rms) | 3 |
| AM Rejection $\ddagger$ * | AMR (1) | 40 | - | dB | 3 |
| Ampl. Voltage Gain 4 | $\mathrm{A} V$ (10) | 53 | - | dB | 3 |
| DETECTOR |  |  |  |  |  |
| Recovered Audio $\ddagger$ Output Voltage | $V_{O}(A F)$ <br> (1) | 0.4 | - | V (rms) | 3 |
| Total Harmonic $\ddagger$ |  |  |  |  |  |
| Line Regulator | $V_{\text {reg }}$ | 5 | 10 | $\mathrm{mV} / \mathrm{V}$ |  |
| $\ddagger \mathrm{V}_{\mathrm{i}}=10 \mathrm{mV}$ (rms) | $\Delta \mathrm{V}_{\mathrm{i}} \leqslant 50 \mu \mathrm{~V}(\mathrm{rms})$ |  |  | * $100 \%$ FM, 30\% AM |  |



10 Lead TO-5

## Wide-Band Amplifiers

## Features:

- Exceptionally high amplifier gain:
power gain at 4.5 MHz/s - 75 dB typ.
- Excellent limiting characteristics -

Input limiting voltage (knee) $=600 \mu \mathrm{~V}$ typ. at $10.7 \mathrm{MHz} / \mathrm{s}$

- Wide frequency capability $100 \mathrm{kHz} / \mathrm{s}$ to $>20 \mathrm{MHz} / \mathrm{s}$


Fig. 2 - Block diagram of typical FM receiver using RCA-CA3011 or CA3012 integrated circuit wide-band amplifier.

## Linear Integrated Circuits

## CA3011, CA3012

ABSOLUTE-MAXIMUM VOLTAGE LIMITS AT $T_{A}=25^{\circ} \mathrm{C}$
Indicated voltage limits for each terminal can be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 8).

NOTE: TERMINALS 6, 7, AND 9 OF RCA-CA3011 AND CA 3012 ARE USED FOR INTERNAL CONNECTIONS. DO NOT APPLY VOLTAGES OR MAKE EXTERNAL CONNECTIONS TO THESE TERMINALS.

CA3011

| TERMINAL | VOLTAGE LIMITS |  | VOLTAGE CONDITIONS AT OTHER TERMINALS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 2 | 3 | 4 | 5 | 8 | 10 |
| 1 | -3 | +3 | - | Same as 1 |  | +2.5 to +7.5 | +7.5 | Ground | +7.5 |
| 2 | -3 | +3 | Same as 2 | - |  | +2.5 to +7.5 | +7.5 | Ground | +7.5 |
| 3 | -3 | +3 | -3 to +3 | Same as 1 |  | +2.5 to +7.5 | +7.5 | Ground' | +7.5 |
| 4 | +2.5 | +7.5 | -3 to +3 | Same as 1 |  | - | +7.5 | Ground | +7.5 |
| 5 | 0 | +10 | -3 to +3 | Same as 1 |  | +2.5 to +7.5 | - | Ground | +7.5 |
| 8 | -3 | +7.5 | -3 to +3 | Same as 1 |  | +2.5 to +7.5 | +7.5 | Ground | +7.5 |
| 10 | 0 | +10 | -3 to +3 | Same as 1 |  | +2.5 to +7.5 | +7.5 | Ground | - |
| CASE | INTERNALLY CONNECTED TO TERMINAL N0.8 (GROUND TERMINAL) |  |  |  |  |  |  |  |  |

CA30 12

| TERMINAL | VOLTAGE LIMITS |  | VOLTAGE CONDITIONS AT OTHER TERMINALS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 2 | 3 | 4 | 5 | 8 | 10 |
| 1 | -3 | +3 | - | Same as 1 |  | +2.5 to +10 | +10 | Ground | +10 |
| 2 | -3 | +3 | Same as 2 | - |  | +2.5 to +10 | +10 | Ground | +10 |
| 3 | -3 | +3 | -3 to +3 | Same as 1 |  | +2.5 to +10 | +10 | Ground | +10 |
| 4 | +2.5 | +10 | -3 to +3 | Same as 1 |  | - | +10 | Ground | +10 |
| 5 | 0 | +13. | -3 to +3 | Same as 1 |  | +2.5 t0 +10 | - | Ground | $+10$ |
| 8 | -3 | +10 | -3 to +3 | Same as 1 |  | +2.5 to +10 | +10 | Ground | +10 |
| 10 | 0 | +13 | -3 to +3 | Same as 1 |  | +2.5 to +10 | +10 | Ground | - |
| CASE |  |  | RNALLY CON | ECTED TO | ERMINA | 8 (GROUND | MINA |  |  |

OPERATING-TEMPERATURE RANGE . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
STORAGE-TEMPERATURE RANGE -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (During Soldering):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ )
from case for 10 seconds max.
$+265^{\circ} \mathrm{C}$
MAXIMUM INPUT-SIGNAL VOLTAGE:
Between Terminals 1 and 2 $\pm 3 \mathrm{~V}$
MAXIMUM DEVICE DISSIPATION . . . . . . . . . . . . . . . . . . 300 mW
RECOMMENDED MINIMUM DC SUPPLY VOLTAGE (VCC) . . 5.5 V

## Example of Use of LIMITS TABLE:

For RCA-3012, a maximum voltage of $\pm 3$ volts may be applied to Terminal 1 under the following conditions:
Terminal 2 is at the same dc potential as Terminal 1
Terminal 3: do not apply external voltage
Terminal 4 is at any dc potential between +2.5 and +10 volts Terminal 5 is at a dc potential of +10 volts Terminals 6, 7 , and 9 are at 0 dc potential (NOT USED) Terminal 8 is at dc ground potential
Terminal 10 is at a dc potential of +10 volts

## ELECTRICAL CHARACTERISTICS

| CHARACTERISTICS <br> (See Page 7 for Definitions of Terms) | SYMBOLS | TEST CONDITIONS |  |  |  | LIMITS |  |  |  |  |  |  | TYPICAL CHARACTERISTICS CURVES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { SETUP } \\ \& \\ \text { PROCEDURE } \\ \hline \end{gathered}$ | FREQUENCY |  | AMBIENT TEMPERATURE TA | RCA CA3011 |  |  | $\begin{gathered} \text { RCA } \\ \text { CA3012 } \end{gathered}$ |  |  | UNITS |  |
|  |  | Fig. | Mc/s | Volts | ${ }^{0} \mathrm{C}$ | Min. | Typ. | Max. | Min. | Typ. | Max. |  | Fig. |
| Total Device Dissipation* | $\mathrm{P}_{\mathrm{T}}$ | 3 | - | 6 | -55 | - | 80 | - | 66 | 80 | 135 | mW | 4 |
|  |  |  |  |  | +25 | 60 | 90 | 133 | 66 | 90 | 121 | mW |  |
|  |  |  |  |  | +125 | - | 70 | - | 65 | 70 | 121 | mW |  |
|  |  |  | - | 7.5 | -55 | - | 130 | - | 97 | 130 | 190 | mW | 4 |
|  |  |  |  |  | +25 | 95 | 120 | 187 | 97 | 120 | 167 | mW |  |
|  |  |  |  |  | +125 | - | 100 | - | 95 | 100 | 167 | mW |  |
|  |  |  | - | 10 | -55 | - | - | - | 150 | 210 | 275 | mW | 4 |
|  |  |  |  |  | +25 | - | - | - | 150 | 190 | 255 | mW |  |
|  |  |  |  |  | +125 | - | - | - | 150 | 160 | 255 | mW |  |
| Voltage Gain** | A | 5 | 1 | 6 | -55 | - | 55 | - | 50 | 55 | - | dB | 6 |
|  |  |  |  |  | +25 | 60 | 66 | - | 60 | 66 | - | dB |  |
|  |  |  |  |  | +125 | - | 61 | - | 50 | 61 | - | dB |  |
|  |  | 5 | 1 | 7.5 | -55 | - | 59 | - | 55 | 59 | - | dB | 6 |
|  |  |  |  |  | +25 | 65 | 70 | - | 65 | 70 | - | dB |  |
|  |  |  |  |  | +125 | - | 65 | - | 55 | 65 | - | dB |  |
|  |  | 5 | 1 | 10 | -55 | - | - | - | 55 | 61 | - | dB | 6 |
|  |  |  |  |  | +25 | - | - | - | 65 | 71 | - | dB |  |
|  |  |  |  |  | +125 | - | - | - | 55 | 66 | - | dB |  |
|  |  | 5 | 4.5 | 7.5 | +25 | 60 | 67 | - | 60 | 67 | - | dB | 7 |
|  |  |  | 10.7 | 7.5 | +25 | 55 | 61 | - | 55 | 61 | - | dB |  |
| Input-Impedance Components: Parallel Input Resistance Parallel Input Capacitance | $\mathrm{R}_{\text {IN }}$ | 8 | 4.5 | 7.5 | +25 | - | 3 | - | - | 3 | - | $\mathrm{k} \Omega$ | 9 |
|  | ${ }^{\text {cin }}$ | 8 | 4.5 | 7.5 | +25 | - | 7 | - | - | 7 | - | pF | 9 |
| Output Impedance Components: Parallel Output Resistance | ROUT | 10 | 4.5 | 7.5 | +25 | - | 31.5 | 5 | - | 31.5 | - | $\mathrm{k} \Omega$ | 11 |
| Parallel Output Capacitance | $\mathrm{C}_{\text {OUT }}$ | 10 | 4.5 | 7.5 | +25 | - | 4.2 | 2 | - | 4.2 | - | pF | 11 |
| Noise Figure | NF | 12 | 4.5 | 7.5 | +25 | - | 8.7 | 7 - | - | 8.7 | - | dB | 13 |
| Input Limiting Voltage (Knee) | $V_{i}($ lim $)$ | 5 | 4.5 | 7.5 | +25 | - | - 300 | 300450 | O - | 300 | 400 | 0 V | 6 |

[^52]
## Linear Integrated Circuits

## CA3011, CA3012

## TYPICAL CHARACTERISTICS AND TEST SETUPS

DISSIPATION TEST SETUP


Fig. 3

DISSIPATION VS TEMPERATURE


Fig. 4
VOLTAGE-GAIN TEST SETUP


PROCEDURES
A - Voltage Gain:

1) Set input frequency at desired value, $\mathrm{V}_{\mathrm{i}}=100 \mu \mathrm{~V}$ rms.
2) Record $v_{0}$.
3) Calculate Voltage Gain $A$ from $A=20 \log _{10} \mathrm{vo}_{0} / \mathrm{vi}$
4) Repeat Steps 1, 2, and 3 for each frequency and/or for temperature desired.
B - Input Limiting Voltage (Knee):
5) Repeat Steps A1 and A2, using $v_{i}=100 \mathrm{mV}$
6) Decrease $v_{i}$ to the level at which $v_{0}$ is 3 dB below its value for $v_{i}=100 \mathrm{mV}$.
7) Record $v_{i}$ as Input Limiting Voltage (Knee)

Fig. 5

VOLTAGE GAIN \& INPUT LIMITING VOLTAGE VS TEMPERATURE


Fig. 6

VOLTAGE GAIN AND INPUT LIMITING VOLTAGE VS FREQUENCY


Fig: 7

## TYPICAL CHARACTERISTICS AND TEST SETUPS



Fig. 8

OUTPUT-IMPEDANCE COMPONENTS TEST SETUP


Fig. 10

INPUT-IMPEDANCE COMPONENTS
VS FREQUENCY


92CS-13795

Fig. 9

OUTPUT-IMPEDANCE COMPONENTS VS FREQUENCY


Fig. 11

## Linear Integrated Circuits

## CA3011, CA3012

## TYPICAL CHARACTERISTICS AND TEST SETUPS



NOISE FIGURE VS DC SUPPLY VOLTAGE


92CS-13788
Fig. 13


Fig. 1 - Schematic diagram for CA3O13 and CA3014


Fig. 2 - Block diagram of typical television receiver using RCA integrated-circuit sound-if amplifier and detector section

## Linear Integrated Circuits

## CA3013, CA3014

## ABSOLUTE-MAXIMUM VOLTAGE LIMITS AT $T_{A}=25^{\circ} \mathrm{C}$

Indicated voltage limits for each terminal con be applied under the specified voltage conditions for other terminals. All voltages are with respect to ground (Terminal 8).

CA3013

| TERMINAL | VOLTAGE LIMITS |  | VOLTAGE CONDITIONS AT OTHER TERMINALS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 1 | -3 | +3 | - | Same as 1 |  | +2.5 to +7.5 | +7.5 | Same as 4 | Same as 4 | Ground | AF Output | +7.5 |
| 2 | -3 | +3 | Same as 2 | - |  | +2.5 to +7.5 | +7.5 | Same as 4 | Same as 4 | Ground | AF Output | +7.5 |
| 3 | -3 | +3 | -3 to +3 | Same as I |  | +2.5 to 77.5 | +7.5 | Same as 4 | Same as 4 | Ground | AF Output | +7.5 |
| 4 | +2.5 | +7.5 | -3 to +3 | Same as I |  | - | +7.5 | Same as 4 | Same as 4 | Ground | AF Output | +7.5 |
| 5 | 0 | +10 | -3 to +3 | Same as 1 | $\frac{\stackrel{C}{\underline{D}}}{\frac{1}{x}}$ | +2.5 to +7.5 | - | Same as 4 | Same as 4 | Ground | AF Output | +7.5 |
| 6 | +2.5 | +7.5 | -3 to +3 | Same as 1 |  | Same as 6 | +7.5 | - | Same as 4 | Ground | AF Output | +7.5 |
| 7 | +2.5 | +7.5 | -3 to +3 | Same as 1 | 襄 | +2.5 to +7.5 | +7.5 | Same as 4 | - | Ground | AF Output | +7.5 |
| 8 | -3 | +7.5 | -3 to +3 | Same as 1 | $\underset{0}{\underline{0}}$ | +2.5 to +7.5 | +7.5 | Same as 4 | Same as 4 | Ground | AF Output | +7.5 |
| 9 | 0 | +7.5 | -3 to +3 | Same as 1 | 응 | +2.5 to +7.5 | +7.5 | Same as 4 | Same as 4 | Ground | - | +7.5 |
| 10 | 0 | +10 | -3 to +3 | Same as 1 |  | +2.5 to +7.5 | +7.5 | Same as 4 | Same as 4 | Ground | AF Output | - |
| CASE | INTERNALLY CONNECTED TO TERMINAL No.8 (GROUND TERMINAL) |  |  |  |  |  |  |  |  |  |  |  |

CA3014

| TERMINAL | VOLTAGE LIMITS |  | VOLTAGE CONDITIONS AT OTHER TERMINALS |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| 1 | -3 | +3 | - | Same as 1 |  | +2.5 to +10 | +10 | Same as 4 | Same as 4 | Ground | AF Output | +10 |
| 2 | -3 | +3 | Same as 2 | - |  | +2.5 to +10 | +10 | Same as 4 | Same as 4 | Ground | AF Output | +10 |
| 3 | -3 | +3 | -3 to +3 | Same as 1 |  | +2.5 to +10 | +10 | Same as 4 | Same as 4 | Ground | AF Output | +10 |
| 4 | +2.5 | +10 | -3 to +3 | Same as 1 |  | - | +10 | Same as 4 | Same as 4 | Ground | AF Output | +10 |
| 5 | 0 | +13 | -3 to +3 | Same as 1 |  | +2.5 to +10 | - | Same as 4 | Same as 4 | Ground | AF Output | +10 |
| 6 | +2.5 | +10 | -3 to +3 | Same as 1 |  | Same as 6 | +10 | - | Same as 4 | Ground | AF Output | $+10$ |
| 7 | +2.5 | +10 | -3 to +3 | Same as 1 |  | +2.5 to +10 | +10 | Same as 4 | - | Ground | AF Output | +10 |
| 8 | -3 | +10 | -3 to +3 | Same as I |  | +2.5 to +10 | +10 | Same as 4 | Same as 4 | Ground | AF Output | +10 |
| 9 | 0 | +10 | -3 to +3 | Same as 1 |  | +2.5 to +10 | +10 | Same as 4 | Same as 4 | Ground | - | +10 |
| 10 | 0 | +13 | -3 to +3 | Same as 1 |  | +2.5 to +10 | +10 | Same as 4 | Same as 4 | Ground | AF Output | - |
| CASE | INTERNALLY CONNECTED TO TERMINAL No. 8 (GROUND TERMINAL) |  |  |  |  |  |  |  |  |  |  |  |

OPERATING-TEMPERATURE RANGE . . . . - 55 to $+125^{\circ} \mathrm{C}$
STORAGE-TEMPERATURE RANGE . . . . . . . 65 to $+150^{\circ} \mathrm{C}$
MAXIMUM INPUT-SIGNAL VOLTAGE:
Between Terminals 1 and 2. . . . . . . . . . . . . . . . $\pm 3 \mathrm{~V}$
MAXIMUM DEVICE DISSIPATION. . . . . . . . . . . . . . 300 mW
RECOMMENDED MINIMUM DC
SUPPLY VOLTAGE (VCC).
5.5 V

## Example of use of LIMITS TABLE:

For RCA-CA3013, a maximum voltage of $\pm 3$ volts may be applied to Terminal 1 under the following conditions:

Terminal 2 is at the same $d c$ potential as Terminal 1
Terminal 3: do not apply external voltage
Terminal 4 is at any dc potential between +2.5 and +7.5 volts
Terminal 5 is at a dc potential of +7.5 volts
Terminals 6 and 7 are at the same dc potential as Terminal 4
Terminal 8 is at dc ground potential
Terminal $g$ is used as the af output terminal
Terminal 10 is at a dc potential of +7.5 volts

TV/CATV Circuits CA3013, CA3014

| ELECTRICAL CHARACTERISTICS <br> (See Page 8 for Definitions of Terms) | SYMBOLS | TEST CONDITIONS |  |  |  | LIMITS |  |  |  |  |  |  | TYPICAL CHARAC. TERISTICS CURVES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { SETUP } \\ \& \\ \text { PROCEDURE } \end{gathered}$ | FREQUENCY | DC SUPPLY VOLTAGE VCC | AMBIENT <br> TEMPERA- <br> TURE <br> TA | $\begin{gathered} \text { RCA } \\ \text { CA3013 } \end{gathered}$ |  |  | $\begin{gathered} \text { RCA } \\ \text { CA3014 } \end{gathered}$ |  |  | UNITS |  |
|  |  | Fig. | $\mathrm{Mc} / \mathrm{s}$ | volts | ${ }^{0} \mathrm{C}$ | Min. | Typ. ${ }^{\text {M }}$ | Max. | Min. T | Typ. M | Max. |  | Fig. |
| Total Device Dissipation* | $\mathrm{P}_{\mathrm{T}}$ | 3 | - | 6 | -55 | - | 80 | - | 73 | 80 | 120 | mW | 4 |
|  |  |  |  |  | +25 | 60 | 90 | 133 | 73 | 90 | 110 | mW |  |
|  |  |  |  |  | +125 | - | 70 | - | 60 | 70 | 110 | mW |  |
|  |  | 3 | - | 7.5 | -55 | - | 130 | - | 106 | 130 | 170 | mW | 4 |
|  |  |  |  |  | +25 | 87 | 120 | 187 | 106 | 120 | 150 | mW |  |
|  |  |  |  |  | +125 | - | 100 | - | 90 | 100 | 150 | mW |  |
|  |  | 3 | - | 10 | - 55 | - | - | - | 165 | 210 | 250 | mW | 4 |
|  |  |  |  |  | +25 | - | - | - | 165 | 190 | 230 | mW |  |
|  |  |  |  |  | +125 | - | - | - | 150 | 160 | 230 | mW |  |
| Voltage Gain ${ }^{* *}$ | A | 5 | 1 | 6 | - 55 | - | 55 | - | 50 | 55 | - | dB | 6 |
|  |  |  |  |  | +25 | 60 | 66 | - | 60 | 66 | - | dB |  |
|  |  |  |  |  | +125 | - | 61 | - | 50 | 61 | - | dB |  |
|  |  | 5 | 1 | 7.5 | - 55 | - | 59 | - | 55 | 59 | - | dB | 6 |
|  |  |  |  |  | +25 | 65 | 70 | - | 65 | 70 | - | dB |  |
|  |  |  |  |  | +125 | - | 65 | - | 55 | 65 | - | dB |  |
|  |  | 5 | 1 | 10 | - 55 | - | - | - | 55 | 61 | - | dB | 6 |
|  |  |  |  |  | +25 | - | - | - | 65 | 71 | - | dB |  |
|  |  |  |  |  | +125 | - | - | - | 55 | 66 | - | dB |  |
|  |  | 5 | 4.5 | 7.5 | +25 | 60 | 67 | - | 60 | 67 | - | dB | 7 |
|  |  |  | 10.7 | 7.5 | +25 | 55 | 60 | - | 55 | 60 | - | dB |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Parallel Input Capacitance | $\mathrm{C}_{\text {IN }}$ | 8 | 4.5 | 7.5 | +25 | - | 7 | - | - | 7 | - | pF | 9 |
| Output-Impedance <br> Components: <br> Parallel Output <br> Resistance R$_{\text {OUT }}$ 10 4.5 7.5 +25 - 31.5 - - 31.5 - |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Parallel Output Capacitance | COUT | 10 | 4.5 | 7.5 | +25 | - | 4.2 | - | - | 4.2 | - | pF | 11 |
| Noise Figure | NF | 12 | 4.5 | 7.5 | +25 | - | 8.7 | - | - | 8.7 | - | dB | 13 |
| Input Limiting <br> Voltage (Knee) | $v_{i}($ lim $)$ | 14 | 4.5 | 7.5 | +25 | - | 300 | 450 | O | 300 | 400 | $\mu \mathrm{V}$ | 15 |
| Recovered AF Voltage | $v_{0}(a f)$ | 14 | 4.5 | 6 | +25 | - | 155 | - | - | 155 | - | mV | 15 |
|  |  |  |  | 7.5 | +25 | 128 | - 188 | - | 135 | 188 | - | mV |  |
|  |  |  |  | 10 | +25 | - | - | - | - | 220 | - | mV |  |
| Amplitude-Modulation Rejection | - AMR | 16 | 4.5 | 7.5 | +25 | - | 50 | - | - | 50 | - | dB | - |
| Discriminator Output Resistance | $\mathrm{R}_{0}$ (disc) | ) - | 4.5 | 7.5 | +25 | - | 60 | - | - | 60 | - | $\Omega$ | - |
| Total Harmonic Distortion | THD | 14 | 4.5 | 7.5 | +25 | - | 1.8 | - | - | 1.8 | 8 | \% | 17 |

* Total current drain may be determined by dividing $P_{T}$ by VCC.
** Recommended minimum dc supply voltage (VCC) is 5.5 V .
Nominal load current fiowing into terminal 5 is 1.5 mA at 7.5 V .


## Linear Integrated Circuits

## CA3013, CA3014

## TYPICAL CHARACTERISTICS AND TEST SETUPS

DISSIPATION TEST SETUP
 92Cs-13804

Fig. 3

DISSIPATION vs. TEMPERATURE


Fig. 4

VOLTAGE.GAIN TEST SETUP


1-Mc/s VOLTAGE GAIN vs. TEMPERATURE


Fig. 6

Fig. 5
PROCEDURE:

1) Set input frequency at desired value, $v_{i}=100 \mu \mathrm{~V}$ rms.
2) Record $v_{0}$.
3) Calculate Voltage Gain $A$ from $A=20 \log _{10} v_{0} / v_{i}$.
4) Repeat Steps 1, 2, and 3 for each frequency and/or temperature desired.

VOLTAGE GAIN vs. FREQUENCY


Fig. 7

# TV/CATV Circuits <br> CA3013, CA3014 

## TYPICAL CHARACTERISTICS AND TEST SETUPS

INPUT-IMPEDANCE COMPONENTS TEST SETUP


Fig. 8

OUTPUT-IMPEDANCE COMPONENTS TEST SETUP


Fig. 10

INPUT-IMPEDANCE COMPONENTS vs. FREQUENCY


Fig. 9
OUTPUT-IMPEDANCE COMPONENTS vs. FREQUENCY


92Cs-13796

Fig. 11
NOISE FIGURE vs. DC SUPPLY VOLTAGE


Fig. 13

## Linear Integrated Circuits

## CA3013, CA3014

## TYPICAL CHARACTERISTICS AND TEST SETUPS

INPUT LIMITING VOLTAGE, RECOVERED AF VOLTAGE, AND TOTAL HARMONIC DISTORTION TEST SETUP


PROCEDURE:
A - Recovered-AF Voltage Output:

1) Set input frequency $=4.5 \mathrm{Mc} / \mathrm{s}, \mathrm{v}_{\mathrm{i}}=100 \mathrm{mV} \mathrm{rms}$, modulating frequency $=1 \mathrm{kc} / \mathrm{s}$, frequency deviation $= \pm 25 \mathrm{kc} / \mathrm{s}$.
2) Record $v_{0}$ as Recovered-AF Voltage Output.
$B$ - Input Limiting Voltage (Knee):
3) Repeat Steps $A 1$ and $A 2$, using $v_{i}=100 \mathrm{mV}$ rms.
4) Decrease $v_{j}$ to the level at which $v_{0}$ is 3 dB below its value for $v_{i}=100 \mathrm{mV}$.
5) Record $v_{i}$ as Input Limiting Voltage (Knee).

Fig. 14

INPUT LIMITING VOLTAGE (KNEE) AND RECOVERED AF VOLTAGE
at $1.75 \mathrm{Mc} / \mathrm{s}$


INPUT SIGNAL LEVEL $\left(v_{i}\right)$-MILLIVOLTS (RMS)
92Cs-13793
(a)
of $4.5 \mathrm{Mc} / \mathrm{s}$


92CS-13792
(b)

Fig. 15
at $10.7 \mathrm{Mc} / \mathrm{s}$

(c)

## TYPICAL CHARACTERISTICS AND TEST SETUPS

## AM-REJECTION TEST SETUP



PROCEDURE:

1) With Switch $S$ in position " a ", set input frequency $=4.5 \mathrm{Mc} / \mathrm{s}$, $v_{i}=10 \mathrm{mV} \mathrm{ms}$, modulating frequency $=1 \mathrm{kc} / \mathrm{s}$, frequency deviation $= \pm 25 \mathrm{kc} / \mathrm{s}$.
2) Record $v_{0}$.
3) Place $\$$ witch $S$ in position " $b$ ", and set input frequency $=4.5$ $\mathrm{Mc} / \mathrm{s}, \mathrm{v}_{\mathrm{i}}=10 \mathrm{mV} \mathrm{ms}$, modulating frequency $=1 \mathrm{kc} / \mathrm{s}$, $\%$ modulation $=50$.
4) Measure $v_{0}$, and record value in $d B$ below value in Step 2 as AM Rejection.

Fig. 16

TOTAL HARMONIC DISTORTION vS. DC SUPPLY VOLTAGE


C SUPPLY VOLTS (VCC)
92Cs-13790
Fig. 17

DISCRIMINATOR TRANSFORMER SCHEMATIC

(a)

CONSTRUCTION DETAILS OF DISCRIMINATOR TRANSFORMERS SHOWN IN FIGS. 2, 14 AND 16

Coil-Form Outside Diameter $=7 / 32$ inch
Slugs: Radio Industries, Inc. Type " $E$ " Material, or equivalent Wire Type: "GRIPEZE'"*, or equivalent

| Operating Frequency $\mathrm{Mc} / \mathrm{s}$ | Wire Size <br> (AWG \#) | Turns |  |  | $\begin{aligned} & C_{1} \\ & p F \end{aligned}$ | $\begin{aligned} & \mathrm{C}_{2} \\ & \mathrm{pF} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $L_{1}$ | $L_{2}{ }^{\text {A }}$ | $L_{3}$ |  |  |
| 1.75 | 40 | 44 | 20 | 44 total (22 bifilar wound) | 820 | 820 |
| 4.5 | 36 | 18 | 7 | 22 total (11 bifilar wound) | 560 | 330 |
| 10.7 | 36 | 18 | 18 | 18 total (9 bifilar wound) | 100 | 100 |

* Registered Trade Mark, Phelps-Dodge Copper Products.

4 wound bifilar.
NOTE: The mutual coupling between $L_{1}$ and $L_{3}$ is adjusted for the desired degree of linearity.

Fig. 18
(b)

## Linear Integrated Circuits

CA3041


# Wide-Band Amplifier, FM Detector AF Preamplifier/Driver 

Monolothic Silicon

For Sound Sections of TV Receivers Using Tube-Type AF Output Amplifiers

## Features:

- High-sensitivity - input limiting voltage $($ knee $)=150 \mu V$ typ. at 4.5 MHz
- Large audio drive voltage capability
- Excellent $A M$ rejection - $58 d B$ typ. at 4.5 MHz
- Inherent high stability - internally shielded
- Internal Zener-diode-regulated voltage supply
- Low harmonic radiation
- Wide frequency capability $<100 \mathrm{kHz}$ to $>20 \mathrm{MHz}$
- Low harmonic distortion

RCA Integrated Circuit Type CA3041 provides, in a single monolithic silicon chip, a major subsystem for the sound sections of TV receivers. As shown in the Schematic Diagram (Fig. 1) and the TV Receiver Block Diagrams (Fig. 2) the CA3041 contains a multistage wide-band if-amplifier/ limiter section, an FM-detector stage, a Zener-dioderegulated power-supply section, and an af-amplifier section specifically designed to drive directly a 6AQ5 beam power tube or other audio output tube of similar characteristics.
In FM receivers, the CA3041 can be used to provide if amplification and limiting, FM detection, and af preamplification.

The CA3041 provides exceptional versatility of circuit design because the if-amplifier/limiter section, FM detector section, and af-preamplifier/driver section can be used independently of each other.
The CA3041 utilizes a 14-lead dual-in-line plastic package with leads specially formed to facilitate automatic insertion of the device in suitably punched printed-circuit boards. Templates showing recommended layout of printed-circuit boards for the CA3041 are provided in this bulletin (Figs. 13, 14 and 15).


Fig. 1 - Schematic diagram.

ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS AT $T_{A}=25^{\circ} \mathrm{C}$
Indicated voltage or current limits for each terminal may be applied under the specified woltage
conditions for other terminals. All voltages are with respect to ground (Terminal 4).


* Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum

Device Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3041 to be exceeded
may be used.

OPERATING-TEMPERATURE RANGE . . . . . . . $0^{\circ}$ to $+85^{\circ} \mathrm{C}$
STORAGE-TEMPERATURE RANGE . . . . . . . $-25^{\circ}$ to $+85^{\circ} \mathrm{C}$
MAXIMUM INPUT-SIGNAL VOLTAGE:
Between Terminals 1 and 3. . . . . . . . . . $\pm 3 \mathrm{~V}$
MAXIMUM DEVICE DISSIPATION:
At Ambient up to $+25^{\circ} \mathrm{C}$. . . . . . . . . . 950 mW
Temperatures $\}$ above $+25^{\circ} \mathrm{C} . \ldots$. . . derate at $10.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

## Linear Integrated Circuits

## CA3041

ELECTRICAL CHARACTERISTICS, at an Ambient Temperature, $T_{A}$, of $25^{\circ} \mathrm{C}$, and a DC Supply Voltage, $V_{C C}$, of +140 Volts applied to Terminal 14 through a resistance of $6.2 k \Omega$, unless otherwise indicated. Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3041 to be exceeded may be used

| CHARACTERISTICS <br> (See Page 7 for Definitions of Terms) | SYMBOLS | TEST CONDITIONS |  |  | LIMITS |  |  | Units | TYPICAL CHARAC-TERISTICS CURVES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SETUP <br> AND <br> PROCEDURE | SPECIAL CONDITIONS |  | TYPE CA3041 |  |  |  |  |
|  |  | Fig. |  |  | Min. | Typ. | Max. |  | Fig. |
| Total Device Dissipation | $\mathrm{P}_{\mathrm{T}}$ | 3 |  | $0^{\circ} \mathrm{C}$ | 220 | 245 | 270 | mW | 4 |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 225 | 250 | 275 | mW |  |
|  |  |  |  | $+85^{\circ} \mathrm{C}$ | 230 | 255 | 280 | mW |  |
| Zener Regulating Voltage (DC Supply Voltage at Terminal 14) | $\mathrm{V}_{14}$ | - |  |  | 10.5 | 11.2 | 12.1 | V | - |
| Quiescent Operating Current (into Terminal 11) | ${ }_{11}$ | 3 |  |  | 0.25 | 0.63 | 1 | mA | - |
| 9-Volt Current Drain (Quiescent Operating Current into Terminal 14) | 114 | 3 | $\begin{gathered} V_{C C}=+9 \mathrm{~V} \text { applied directly } \\ \text { to Terminal } 14 \end{gathered}$ |  | 7 | 11 | 16 | mA | - |
| Input-Impedance Components: Parallel Input Resistance | $\mathrm{R}_{\mathrm{i}}$ | 5 | $\begin{gathered} f= \\ 4.5 \mathrm{MHz} \end{gathered}$ |  | - | 11 | - | $k \Omega$ | - |
| Parallel Input Capacitance | $\mathrm{C}_{\mathrm{i}}$ | 5 |  |  | - | 5 | - | pF | - |
| Output-Impedance Components: Parallel Output Resistance | $\mathrm{R}_{0}$ | - |  |  | - | 100 | - | $k \Omega$ | - |
| Parallel Output Capacitance | $\mathrm{C}_{0}$ | - |  |  | - | 4 | - | pF | - |
| Input Limiting Voltage (Knee) | $V_{i(l i m)}$ | 6 |  |  | - | 150 | 200 | $\begin{array}{\|c\|} \hline \mu \mathrm{V} \\ (\mathrm{rms}) \end{array}$ | 10 |
| Amplitude-Modulation Rejection | AMR | 7 |  |  | 45 | 58 | - | dB | 8 |
| IF-Amplifier Voltage Gain | $\mathrm{A}_{(\text {IF }}$ | 9 |  |  | - | 67 | - | dB | 10 |
| Recovered AF Voltage: <br> 1. At FM-Detector Output | $\mathrm{V}_{0}(\mathrm{af})$ | - |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \mathrm{k} \Omega, \Delta \mathrm{f}= \pm 25 \mathrm{kHz} \\ & \text { THD }=0.7 \% \text { (typ.) } \end{aligned}$ | - | 250 | - | $\begin{gathered} \mathrm{mV} \\ (\mathrm{~ms}) \end{gathered}$ | - |
| 2. At AF-Driver Output in Test Setup |  | - |  | THD $<5 \%$ | 8 | 9 | - | $\begin{array}{\|c\|} \hline \mathrm{V} \\ (\mathrm{rms}) \end{array}$ | - |
| Total Harmonic Distortion | THD | 6 |  | $\mathrm{V}_{0(\mathrm{af})}=8 \mathrm{~V}_{(\mathrm{ms})}$ | - | 1.5 | 5 | \% | - |
| Discriminator Output Resistance | Ro(dis) | - | $\uparrow$ $\mathrm{f}=$ 1 kHz $\downarrow$ |  | - | 10 | - | $k \Omega$ | - |
| AF-Amplifier Input Resistance | $\mathrm{R}_{\mathrm{i}}(\mathrm{af})$ | - |  |  | - | 100 | - | $k \Omega$ | - |
| AF-Amplifier Output Resistance | $\mathrm{R}_{0}(\mathrm{af})$ | - |  |  | - | 30 | - | $k \Omega$ | - |
| AF-Driver Voltage Gain | $\mathrm{A}_{\text {af }}$ | 11 |  |  | - | 41 | - | dB | 12 |



* TRW Electronics, Des Plaines, Illinois. Part No. EO23874, or equivalent.

Fig. 2 - Block diagram of typical TV receiver using CA3041.


## PROCEDURES:

Total Device Dissipation:

1. Close $S_{1}$, open $S_{2}$.
2. Measure and record $V_{14}$ and $I_{T}$.
3. Determine Total Device Dissipation from $\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{14} \mathrm{I}_{\mathrm{T}}$.

Quiescent Operating Current into Terminal 11:

1. Close $S_{1}$, open $S_{2}$.
2. Measure $I_{11}$ and record as Quiescent Onerating Current into Terminal 11.

## 9-Volt Current Drain:

1. Open $S_{1}$, close $S_{2}$.
2. Measure $\mathrm{I}_{14}$ and record as 9 -Volt Current Drain.

Fig. 3 - Test setup for total dissipation, quiescent operating current into terminal No.11, and 9-volt current drain.

## Linear Integrated Circuits

CA3041


Fig. 4 - Typical dissipation characteristic for CA3041.


Fig. 5 - Test setup for measurement of input-impedance components.

## PROCEDURES

## Recovered AF Voltoge:

1. Set Input Signal Generator as follows:

Output frequency $=4.5 \mathrm{MHz}$
Modulating frequency $=1 \mathrm{kHz}$
Deviation $= \pm 25 \mathrm{kHz}$
Output level for $\mathrm{V}_{\text {in }}=100 \mathrm{mV} \mathrm{rms}$
2. Set volume control for maximum af output.
3. Measure af output voltage and record as Recovered AF Voltage.
Total Hormonic Distortion:

1. Adjust volume control for an af output voltage of 300 mV rms .
2. Measure Total Harmonic Distortion of the output signal in accordance with the Operating Instructions for the Distortion Analyzer.
Input Limiting Voltoge (Knee):
3. Decrease $V_{\text {in }}$ until the af output voltage is 3 dB less than the value set in Step 1 of the procedure for measurement of Total Harmonic Distortion ( $300 \mathrm{mV}-3 \mathrm{~dB}=210 \mathrm{mV}$ )
4. Measure resulting value of $V_{\text {in }}$ and record as Input Limiting Voltage (Knee).

* TRW Electronics, Des Plaines, Illinois. Part No. EO23874, or equivalent.

Fig.6 - Test setup for measurement of input limiting voltage (Knee), recovered $A F$ voltage, and total harmonic distortion.


* TRW Electronics, Des Plaines, Illinois. Part No. EO23874, or equivalent.

Fig.7-Test setup for measurement of $A M$ rejection.


Fig.8-Typical AM rejection characteristics for CA3041.


## PROCEDURE:

A. Voltage Gain:

1) Set input frequency at desired value, $\mathrm{v}_{\mathrm{i}}=100 \mu \mathrm{~V}$ rms.
2) Record $v_{o}$.
3) Calculate Voltage Gain A from $A=20 \log _{10} v_{0} / v_{i}$
4) Repeat Steps 1, 2, and 3 for each frequency and/or for temperature desired.

Fig. 9 - Test setup for measurement of IF-amplifier voltage gain.

## Linear Integrated Circuits

## CA3041



Fig. 10 - Typical IF-amplifier voltage gain and input-limiting voltage (knee) characteristics.


Fig.11-Test setup for meas urement of AF-amplifier voltage gain.


Fig. 12 - Typical AF-driver voltage-gain characteristic.

## DEFINITIONS OF TERMS

Total Device Dissipation ( $\mathrm{P}_{\mathrm{T}}$ )
The total power drain of the device with no signal applied and no external load current.
Voltage Gain (A)
The ratio of the signal voltage developed at the output of the device to the signal voltage applied to the input, expressed in dB.

## Input Impedance

The ratio of a change in input voltage to a change in input current, measured at the input terminal of the device, with respect to ground.

## Output Impedance

The ratio of a change in output voltage to a change in output current, measured at the output terminal of the device, with respect to ground.
Input Limiting Voltage (Knee) [ $\mathbf{v}_{\mathbf{i}}$ (lim)]
The input signal voltage which will cause the output signal to decrease 3 dB from its maximum level.

## Recovered AF Voltage [ $\mathrm{V}_{\mathrm{o}}(\mathrm{af})$ ]

The rms value of the AF output voltage of the device produced by a specified frequency deviation of an FM input signal.

## Amplitude-Modulation Rejection (AMR)

The ratio of the recovered AF output voltage produced by a specified frequency deviation of an FM input signal to the recovered AF output voltage produced by an amplitude-modulated input signal having the same carrier frequency, expressed in dB.

Discriminator Output Resistance [RO(disc)]
The ratio of a change in AF output voltage to a change in output current, measured between the output terminal of the device and ground.

## Total Harmonic Distortion (THD)

The ratio of the total rms voltage of all harmonics to the rms voltage of the fundamental, expressed in per cent. These voltages are measured at the af output terminal of the device, with respect to ground.


Fig.13-Recommended layout of printed-circuit board for complete TV-receiver sound strip utilizing RCA-CA3041 (Top View).
(Actual Size)


Fig.14-Recommended layout of printed-circuit board for complete TV-receiver sound strip utilizing RCA.CA304I (Botfom View).
(Actual Size)


Fig. 15 - Recommended parts layout for TV-receiver sound strip utilizing RCA.CA3041. ( fop View) $^{\text {R }}$


# Wide-Band Amplifier, FM Detector AF Preamplifier/Driver 

For Sound Sections of TV Receivers Using Transistor-Type AF Output Amplifiers

## Features:

- High sensitivity - input limiting voltage $($ knee $)=150 \mu V$ typ . at 4.5 MHz
- 6-mA audio drive capability
- Excellent AM rejection - $58 d B$ typ. at 4.5 MHz
- Inherent high stability - internally shie/ded
- Internal Zener-diode-regulated voltage supply
- Low harmonic radiation
- Wide trequency capability -
$<100 \mathrm{kHz}$ to $>220 \mathrm{MHz}$
- Low harmonic distortion

RCA Integrated Circuit Type CA3042 provides, in a single monolithic silicon chip, a major sub-system for the sound sections of TV receivers. As shown in the Schematic Diagram (Fig. 1) and the TV Receiver Block Diagrams (Figs. 2A and 2B) the CA3042 contains a multistage wide-band IFamplifier section, an FM-detector stage, a Zener-dioderegulated power-supply section. and an AF-amplifier section specifically designed to drive directly an n-p-n audio output transistor or a high-gain audio output pentode tube. In FM receivers, the CA3042 can be used to provide if amplification and limiting, FM detection, and af preamplification.

The CA3042 provides exceptional versatility of circuit design because the if-amplifier/limiter section, FM detector section, and af-preamplifier/driver section can be used independently of each other.
The CA3042 utilizes a 14-lead dual-in-line plastic package with leads specially formed to facilitate automatic insertion of the device in suitably punched printed-circuit boards. Templates showing recommended layout of printed-circuit boards for the CA3042 are provided in this bulletin (Figs. 13 \& 14).


Fig. 1 - Schematic diagram.

ABSOLUTE-MAXIMUM VOLTAGE AND CURRENT LIMITS AT $T_{A}=25^{\circ} \mathrm{C}$
Indicated voltage or current limits for each terminal may be applied under the specified voltage
conditions for other terminals. All voltages are with respect to ground (Terminal 4).


* Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Device Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3042 to be exceeded may be used.

OPERATING-TEMPERATURE RANGE . . . . . $0^{\circ}$ to $+85^{\circ} \mathrm{C}$
STORAGE-TEMPERATURE RANGE . . . . . . . $-25^{\circ}$ to $+85^{\circ} \mathrm{C}$
maximum input-Signal voltage:

$$
\text { Between Terminals } 1 \text { and 3 . . . . . . . . . . . } \pm 3 \mathrm{~V}
$$

MAXIMUM DEVICE DISSIPATION:
At Ambient ) up to $+25^{\circ} \mathrm{C} \ldots \ldots . . .$.
Temperatures sabove $+25^{\circ} \mathrm{C} \ldots \ldots$. . . derate at $10.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

## Linear Integrated Circuits

## CA3042

ELECTRICAL CHARACTERISTICS, at an Ambient Temperature, $T_{A}$, of $25^{\circ} \mathrm{C}$, and a DC Supply Voltage, $V_{C C}$, of +140 Volts applied to Terminal 14 through a resistance of $6.2 \mathrm{k} \Omega$, unless otherwise indicated. Any other combination of DC Supply Voltage and Series Resistance which will not cause the Maximum Dissipation Limit or any of the Maximum Voltage or Current Limits for the CA3042 to be exceeded may be used.

| CHARACTERISTICS <br> (See Page 7 for Definitions of Terms) | SYMBOLS | TEST CONDITIONS |  |  |  | LIMITS |  |  | Units | $\begin{array}{\|c\|} \hline \text { TYPICAL } \\ \text { CHARAC- } \\ \text { TERIS- } \\ \text { TICS } \\ \text { CURVES } \\ \hline \text { Fig. } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | SETUP AND PROCEDURE | SPECIAL CONDITIONS |  |  | TYPE CA3042 |  |  |  |  |
|  |  | Fig. |  |  |  | Min. | Typ. | Max. |  |  |
| Total Device Dissipation | $\mathrm{P}_{\mathrm{T}}$ | 3 |  |  | $0^{0} \mathrm{C}$ | 200 | 230 | 260 | mW | 4 |
|  |  |  |  |  | $+25^{\circ} \mathrm{C}$ | 210 | 240 | 270 | mW |  |
|  |  |  |  |  | $+85^{\circ} \mathrm{C}$ | 220 | 250 | 280 | mW |  |
| Zener Regulating Voltage (DC Supply Voltage at Terminal 14) | $\mathrm{V}_{14}$ | - |  |  |  | 10.5 | 11.2 | 12.1 | V | - |
| Quiescent Operating Current (into Terminal 11) | ${ }_{11}$ | 3 |  |  |  | 0.25 | 0.63 | 1 | mA | - |
| 9-Volt Current Drain (Quiescent Operating Current into Terminal 14) | 114 | 3 | $\mathrm{V}_{\mathrm{CC}}=+9 \mathrm{~V}$ applied directly to Terminal 14 |  |  | 8 | 12 | 18 | mA | - |
| Input-Impedance Components: Parallel Input Resistance | $\mathrm{R}_{\mathrm{i}}$ | 5 |  |  |  | - | 11 | - | $k \Omega$ | - |
| Parallel Input Capacitance | $\mathrm{C}_{\mathrm{i}}$ | 5 |  |  |  | - | 5 | - | pF | - |
| Output-Impedance Components: Parallel Output Resistance | $\mathrm{R}_{0}$ | - |  |  |  | - | 100 | - | $k \Omega$ | - |
| Parallel Output Capacitance | $\mathrm{C}_{0}$ | - |  |  |  | - | 4 | - | pF | - |
| Input Limiting Voltage (Knee) | $V_{i(l i m)}$ | 12 |  |  |  | - | 150 | 200 | $\begin{array}{\|c\|} \hline \mu \mathrm{V} \\ (\mathrm{~ms}) \end{array}$ | 9 |
| Amplitude-Modulation Rejection | AMR | 6 |  |  |  | 45 | 58 | - | dB | 7 |
| IF-Amplifier Voltage Gain | A(IF) | 8 |  |  |  | - | 67 | - | dB | 9 |
| Recovered AF Voltage: <br> 1. At FM-Detector Output | $\mathrm{V}_{0}(\mathrm{af})$ | 12 |  | $\begin{gathered} \Delta f= \\ \pm 25 \mathrm{kHz} \end{gathered}$ | $\begin{aligned} & R_{\mathrm{L}}=50 \mathrm{k} \Omega \\ & \mathrm{THD}=0.7 \% \text { (typ.) } \end{aligned}$ | - | 250 | - | $\begin{gathered} \mathrm{mV} \\ (\mathrm{~ms}) \end{gathered}$ | - |
| 2. At AF-Driver Output in Test Setup |  | 12 |  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=322 \Omega \\ & \mathrm{THD}<5 \% \end{aligned}$ | 500 | 800 | - | $\begin{array}{\|c\|} \hline \mathrm{niV} \\ (\mathrm{rms}) \end{array}$ | - |
| 3. At AF-Driver Output in TV-Receiver Sound System |  | 2 A or 2B |  |  | $\begin{aligned} & R_{\mathrm{L}}=150 \mathrm{k} \Omega \\ & \mathrm{THD}=1.5 \% \text { (typ.) } \end{aligned}$ | - | 3 | - | $\begin{array}{\|c\|} \hline \mathrm{V} \\ (\mathrm{rms}) \end{array}$ | - |
| Total Harmonic Distortion: <br> 1. In Test Setup | THD | 12 |  |  | $V_{0}(\mathrm{af})=500 \mathrm{mV}(\mathrm{ms})$ | - | 1.5 | 5 | \% | - |
| 2. In TV Receiver Sound System |  | 2 A or 2B |  |  | $\mathrm{V}_{0(\mathrm{af})}=1.3 \mathrm{~V}$ (rms) | - | 1 | - | \% | - |
| FM-Detector Output Resistance | $\mathrm{R}_{0 \text { (det) }}$ | - | $\begin{array}{\|c\|} \hline 1 \\ f= \\ 1 \mathrm{kHz} \\ \downarrow \\ \hline \end{array}$ |  |  | - | 10 | - | $k \Omega$ | - |
| AF-Driver Input Resistance | $R_{i(a f)}$ | - |  |  |  | - | 100 | - | $k \Omega$ | - |
| AF-Driver Output.Resistance | $\mathrm{R}_{0}(\mathrm{af})$ | - |  |  |  | - | 250 | - | $\Omega$ | - |
| AF-Driver Voltage Gain | $\mathrm{A}_{\text {af }}$ | 10 |  |  | $\mathrm{S}_{\mathrm{S}}=50 \Omega, \mathrm{C}_{1}=0$ | - | 30 | - | dB | 11 |



Fig.2(a) - Block diagram of typical TV receiver utilizing transistor RCA-40424.


CA3042


PROCEDURES:
Total Device Dissipation:

1. Set switch $S$ in position $A$
2. Measure and record $\mathrm{V}_{14}$ and $\mathrm{I}_{14}$.
3. Determine Total Device Dissipation from $\mathrm{P}_{\mathrm{T}}=\mathrm{V}_{14} \mathrm{I}_{14}$

Quiescent Operating Current into Terminal 11:

1. Turn switch $S$ to position $B$
2. Measure $I_{11}$ and record as Quiescent Operating Current into Terminal 11.

## 9.Volt Current Drain:

1. Set. switch S in position B
2. Measure $\mathrm{I}_{14}$ and record as 9 -Volt Current Drain.

Fig. 3 - Test setup for measurement of total device dissipation, quiescent current into terminal No.11, and

9 -volt current drain.


Fig.4-Typical dissipation characteristic.


Fig. 5 - Test setup for measurement of input-impedance components.


## PROCEDURES:

1. Set FM Signal Generator as follows:

Output Frequency $=4.5 \mathrm{MHz}$
Modulating frequency $=1000 \mathrm{~Hz}$
Deviation $= \pm 25 \mathrm{kHz}$
Output level for $\mathrm{V}_{\mathrm{in}}=100 \mathrm{mV}$ rms
2. Set AM Signal Generator as follows:

Output frequency $=4.5 \mathrm{MHz}$
Modulating frequency $=1000 \mathrm{~Hz}$
Per cent modulation $=30$
Output level for $V_{\text {in }}=10 \mathrm{mV} \mathrm{rms}$
3. With $\mathrm{S}_{1}$ in Position A measure AF Output Voltage and record as $\mathrm{V}_{\mathrm{O}}(\mathrm{FM})$.
4. With $\mathrm{S}_{1}$ in Position B measure AF Output

Voltage and record as $V_{o(A M)}$.
5. Determine $A M$ Rejection from $A M R=\frac{V_{O}(F M)}{V_{O}(A M)}$

* TRW Electronics, Des Plaines, Illinois.

Part No. EO23874, or equivalent.

Fig.6-Test setup for measurement of $A M$ rejection.


Fig.7-Typical AM rejection characteristics.


PROCEDURE Voltage Gain:

1. Set input frequency at desired value, $\mathrm{v}_{\mathrm{i}}=100 \mu \mathrm{~V}$ rms.
2. Record $\mathrm{v}_{\mathrm{o}}$.
3. Calculate Voltage Gain A from $A=20 \log _{10} v_{o} / v_{i}$.
4. Repeat Steps 1, 2, and 3 for each frequency and/or for temperature desired.
Fig. 8 - Test setup for measurement of IF amplifier voltage gain.


Fig. 10 - Test setup for measurement of AF amplifier voltage gain.


Fig. 9 - Typical IF amplifier voltage gain and input limiting voltage (knee) characteristics.


Fig. 11 - Typical AF amplifier voltage gain characteristics.

## Linear Integrated Circuits

## CA3042



## PROCEDURES:

## Recovered AF Voltage:

1. Set lnput Signal Generator as follows:

Output frequency $=4.5 \mathrm{MHz}$
Modulating frequency $=1 \mathrm{kHz}$
Deviation $= \pm 25 \mathrm{kHz}$
Output level for $\mathrm{V}_{\mathrm{in}}=100 \mathrm{mV} \mathrm{rms}$
2. Set volume control for maximum af output
3. Measure af output voltage and record as Recovered AF Voltage.

Total Hormonic Distortion:

1. Adjust volume control for an af output voltage of 500 mV rms.
2. Measure Total Harmonic Distortion of the output signal in accordance with the Operating Instructions for the Distortion Analyzer.

Input Limiting Voltoge (Knee):

1. Decrease $V$ in until the af output voltage is 3 dB less than the value set in Step 1 of the procedure for measurement of Total Harmonic Distortion $(500 \mathrm{mV}$ $3 \mathrm{~dB}=350 \mathrm{mV}$ )
2. Measure resulting value of $\mathrm{V}_{\text {in }}$ and record as Input Limiting Voltage (Knee).
Fig. 12 - Test setup for measurement of input limiting voltage (knee), recovered AF voltage, and total harmonic distortion.

CA3042


Fig. 13 - Recommended layout of printed-circuit board for TV-receiver sound strip utilizing RCA-CA3042.
(Actual Size, Bottom View)


Fig. 14 - Recommended parts layout for TV-receiver sound strip utilizing RCA-CA3042.
(Top View)

## Linear Integrated Circuits

CA3065


# IF Amplifier-Limiter, FM Detector, Electronic Attenuator, Audio Driver 

For Television Sound-System Applications

## Features:

- Electronic attenuator - replaces conventional volume control
- Differential peak detector - requires on single tuned coil
- Internal Zener diode regulated supply
- Inherent high stability
- Excellent AM rejection - 50 dB typ. at 4.5 MHz
- Low harmonic distortion
- High sensitivity - $200 \mu \mathrm{~V}$ limiting (knee) at 4.5 MHz
- Audio drive capability - 6 mA p-p
- Undistorted audio output voltage - 7 Vp-p

The RCA CA3065• Television Sound System is a monolithic integrated circuit which combines a multistage IF amplifier limiter, an FM detector, an electronic attenuator, a zener diode regulated power supply, and an audio amplifierdriver that is designed to directly drive an n-p-n power transistor or high-transconductance tube. Because the circuit is so inclusive, a minimum number of external components is required. A block diagram of the integrated circuit television sound system is shown in Fig. 1.
The CA3065 with its advanced circuit design provides a high-performance multistage subsystem for the sound system of a television receiver. A particular feature of the CA3065 is the electronic attenuator which performs the
conventional volume control function. Volume control is accomplished when the bias levels in the attenuator are changed by means of a variable resistor connected between Terminal 6 and ground (attenuation in excess of 60 dB is attained). Because no audio signal is present in this control, hum or noise pickup can be bypassed. In most cases, only a single unshielded wire is required between the IF board and the variable resistor (volume control).
The CA3065 utilizes a 14 -lead dual-in-line plastic package with leads specially formed to facilitate automatic insertion of the device into suitably punched printed-circuit boards.

- Formerly Dev. Type No. TA5814


Fig. 1 - Block diagram of CA3065 in a typical circuit application.

MAXIMUM RATINGS, Absolute Maximum Values, at $T_{A}=25^{\circ} \mathrm{C}$


Ambient Temperature Range:

| Operating | -40 to +85 |
| :---: | :---: |
| Storage | -65 to +150 |

## MAXIMUM VOLTAGE RATINGS at $\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$

The following chart gives the range of voltages which can be applied to the terminals listed vertically with respect to the terminals listed horizontally. For example, the voltage range of the vertical terminal 9 with respect to terminal 3 is 0 to +4 volts.

| $\begin{gathered} \text { TERM- } \\ \text { INAL } \\ \text { No. } \\ \hline \end{gathered}$ | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13. | 14 | 1 | 2 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 |  | SUBSTRATE CONNECTION - ALWAYS CONNECT TO TERMINAL 3 |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 |  |  | +13 0 | +13 0 | +13 0 | * | * |  | +13 0 | +13 0 | * | * | * | $\begin{gathered} \text { NOTE } \\ 1 \end{gathered}$ |
| 6 |  |  |  | * | * | * | * |  | * | * | * | * | * | $\begin{aligned} & +13 \\ & -5 \end{aligned}$ |
| 7 |  |  |  |  | $\begin{aligned} & \hline+1 \\ & -4 \end{aligned}$ | * | * |  | * | * | * | * | * | $\begin{gathered} +13 \\ 0 \end{gathered}$ |
| 8 |  |  |  |  |  | * | * |  | * | * | * | * | * | * |
| 9 |  |  |  |  |  |  | * |  | * | * | * | * | * | $\begin{gathered} +4 \\ 0 \end{gathered}$ |
| 10 |  |  |  |  |  |  |  |  | * | * | * | * | * | $\begin{array}{r} +4 \\ -5 \end{array}$ |
| 11 |  |  |  |  |  |  |  |  | internal connection DO NOT USE |  |  |  |  |  |
| 12 |  |  |  |  |  |  |  |  |  | +4 <br> -1 | * | * | * | * |
| 13 |  |  |  |  |  |  |  |  |  |  | * | * | * | * |
| 14 |  |  |  |  |  |  |  |  |  | . |  | * | * | $\begin{aligned} & +3 \\ & -5 \end{aligned}$ |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{r}+5 \\ -5 \\ \hline\end{array}$ | +5 -5 |
| 2 |  |  |  |  |  |  |  |  |  |  |  |  |  | +4 <br> -5 |
| 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## MAXIMUM CURRENT RATINGS

| $\begin{gathered} \hline \text { TERM- } \\ \text { INAL } \\ \text { No. } \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{IN}} \\ & \mathrm{~mA} \end{aligned}$ | I OUT mA |
| :---: | :---: | :---: |
| 4 | SUBSTRATE: CONNECT TO TERMINAL 3 |  |
| 5 | 50 | 1 |
| 6 | 1 | 1 |
| 7 | 1 | 1 |
| 8 | 0.5 | 6 |
| 9 | 1 | 1 |
| 10 | $1$ | 0.1 |
| 11 | INT. CONN. DO NOT USE |  |
| 12 | 0.5 | 6 |
| 13 | 1 | 2 |
| 14 | 1 | 0.1 |
| 1 | 1 | 0.1 |
| 2 | 1 | 0.1 |
| 3 | 0.1 | 50 |

Note 1: Terminal No. 5 may be connected to any positive voltage through a suitable resistor provided that the current and dissipation ratings of the CA3065 are not exceeded.
*Voltages are not normally applied between these terminals.
Voltages appearing between these terminals will be safe if specified limits between all other terminals are not exceeded.

## Linear Integrated Circuits

## CA3065

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, V_{C C}=+140 \mathrm{~V}$ applied to Terminal 5 through $R_{S}=3.9 \mathrm{k} \Omega$, and $D C$ Volume $C$ ontrol $\left(R_{x}\right)=0$ unless otherwise indicated.


[^53]

Fig. 2-Schematic diagram of CA3065

The resistance values included on the schematic diagram have been supplied as a convenience to assist Equipment Manufacturers in supplied as the selection of "autboard" components of equipment designs. The values shown may vary as much a's $\pm 30 \%$.

all resistance values are in ohms
$L_{1}=16 \mu \mathrm{H}$ NOMINAL
$O_{(\text {UNLOADED })}=50$

TERMINALS $11,12,13,14$ NO CONNECTION

RCA reserves the right to make any changes in the Resistance Values provided such changes do not adversely affect the published performance char acteristics of the device.

Fig. 3-Input limiting voltage, AM rejection, recovered audio, total harmonic distortion, maximum attenuation, maximum "play-through"" test circuit.


TERMINALS $7,8,11,13$ NO CONNECTION
ALL RESISTANCE VALUES ARE IN OHMS
926515816
Fig. 4-Audio voltage gain (undistorted output) test circuit.

## Linear Integrated Circuits

## CA3065


(a) Test circuit

(b) Response curve

Fig. 5-Frequency response of IF-amplifier section of CA3065


Fig. 6 - Frequency response of af-amplifier section of CA3065


Fig. -- Gain reduction vs. resistance (terminal 6 to gnd)

## OPERATING CONSIDERATIONS

As in all TV receivers, precaution should be taken to prevent destruction of the CA3065 in the event of cascade arcs originating in the picture tube or in the output tube. In the case of arcing in the output tube a resistor of 150 k in series with terminal No. 12 and the grid of the tube is usually sufficient protection.

To prevent damage from picture tube arcs, a careful analysis of board layout and coupling modes (electrostatic or magnetic) may be necessary to suggest alternate layouts or appropriate locations for the placement of spark gaps to absorb the high energy discharge.


Fig. 8 - Recommended parts layout for TV receiver sound strip using CA3065.

* A 200 mil square grid was used in the layout of passive components on the printed circuit board. The Quad-in-line formed leads conform to a standard grid spacing of 100 mil centers.



# TV Sound IF and Audio Output Subsystems 

## FEATURES:

- Output power 3 W (typ.) at $V^{+}=24 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=16 \Omega$
- Power amplifier with current limiting and thermal shutdown
- Wide power-supply range: 12 V to 33 V
- Low quiescent current: 30 mA typ.
- $5-\mathrm{kHz}$ deviation sensitivity: 1 W output typ.
- 3-dB limiting sensitivity: $200 \mu \mathrm{~V}$ typ.
- Excellent AM rejection: 50 dB typ.
- Differential peak detector - requires one tuned coil
- Electronic volume control with improved taper
- Optional unattenuated audio output
- Optional power-supply ripple by-pass

The RCA-CA3134 combines the sound FF and audio output subsystems on a single monolithic integrated circuit to provide a television sound system for color or black-andwhite applications. Each device includes a multistage IF amplifier-limiter, an FM detector, and an audio power amplifier that is designed to drive an 8 -, 16 -, or 32 -ohm speaker.

The CA3134EM and CA3134QM are supplied in the 16-lead plastic "power slab" package with a tin-plated copper strap heat sink attached. The CA3134EM is supplied with dual-inline leads and the CA3134QM is supplied with dual-quadformed leads.


Fig. 1 - Terminal diagram of the CA3134EM, and CA3134QM.

## MAXIMUN RATINGS, Absolute-Maximum Values:

| DC SUPPLY VOLTAGE (Between Term. 1, |  |  |
| :---: | :---: | :---: |
| $\mathrm{V}^{+}$and Terms. 4, audio-output ground and |  |  |
| 13, substrate) ...................................... | 33 | V |
| INPUT SIGNAL VOLTAGE (Between |  |  |
| Terms. 14 and 15) | $\pm 3$ | V |
| DEVICE DISSIPATION: |  |  |
| Soldered to PC Board |  |  |
| Up to $T_{A}=25^{\circ} \mathrm{C}$ | 5.0 | W |
| Above $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \ldots \ldots . \ldots \ldots$. derate linearly | 40 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Unsoldered |  |  |
| Up to $T_{A}=25^{\circ} \mathrm{C} \ldots \ldots . . . . . . . . . . . . . . . . . . . . .$. | 2.9 | W |
| Above $T_{A}=25^{\circ} \mathrm{C} \ldots \ldots \ldots \ldots$. derate linearly | 24 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| THERMAL RESISTANCE |  |  |
| Junction to Slab. . . . . . . . . . . . . . . . . . . . . . . . . . . . . | 5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| AMBIENT TEMPERATURE RANGE: |  |  |
| Operating. | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (During Soldering): |  |  |
| At a distance $1 / 16 \mathrm{in} . \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max. | +265 | ${ }^{\circ} \mathrm{C}$ |



Fig. 2 - Block diagram of the CA3134 in a typical circuit application.

Linear Integrated Circuits

## CA3134EM, CA3134QM



Fig. 3 - Schematic diagram of the CA3134 (cont'd on next page)


Fig. 3 - Schematic diagram of the CA3134 (cont'd from previous page).

## Linear Integrated Circuits

CA3134EM, CA3134QM

## ELECTRICAL CHARACTERISTICS

Test Conditions: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=+30 \mathrm{~V}$ (applied to Term. 1), DC Volume Control,
$R_{X}=75 \mathrm{k} \Omega, R_{L}=16 \Omega$, unless otherwise indicated. Refer to Fig. 2

| CHARACTERISTIC | SPECIAL TESTCONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Static Characteristics |  |  |  |  |  |
| Current into Term. 1, $\mathrm{I}_{1}$ | $\mathrm{P}_{\mathrm{o}}=0$ | 15 | 30 | 45 | mA |
| Dynamic Characteristics |  |  |  |  |  |
| IF AMPLIFIER: |  |  |  |  |  |
| Input Limiting Voltage, $\begin{array}{r} V_{15} \text { (lim) } \\ \text { (at }-3 \mathrm{db} \text { point) } \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=45 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} \\ & \Delta \mathrm{f}= \pm 25 \mathrm{kHz} \end{aligned}$ | - | 200 | 400 | $\mu \mathrm{V}$ |
| AM Rejection, AMR | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=4.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz}, \\ & \text { Modulation Index }=0.3, \\ & \mathrm{~V}_{15}=20 \mathrm{mV} \end{aligned}$ | 40 | 50 | - | dB |
| Input Resistance, $\mathrm{R}_{1}$ | $V_{15}=35 \mathrm{mV}$ | - | 25 | - | $\mathrm{k} \Omega$ |
| Input Capacitance, $\mathrm{C}_{1}$ | $\mathrm{V}_{15}=35 \mathrm{mV}$ | - | 3 | - | pF |
| DETECTOR: |  |  |  |  |  |
| Recovered af Voltage (Term. 9), $\mathrm{V}_{\mathrm{o}}$ (af) | $\mathrm{fo}_{0}=4.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz}$, | - | 700 | - | mV |
| Total Harmonic Distortion, (THD) | $\Delta f= \pm 25 \mathrm{kHz}, \mathrm{V}_{15}=100 \mathrm{mV}$ | - | 0.8 | 3 | \% |
| Output Resistance, Ro | At Term. 9 | - | 7.5 | - | k $\Omega$ |
| ATTENUATOR: <br> Maximum Attenuation | $\mathrm{R}_{\mathrm{x}}=0$ | - | 10 | 15 |  |
| UNATTENDUATED AUDIO: |  |  |  |  | m |
| Recovered af Voltage (Term. 8), $\mathrm{V}_{0}$ (af) | $\mathrm{fo}_{0}=4.5 \mathrm{MHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz}$. | - | 600 | - | mV |
| Total Harmonic Distortion(THD) | $\Delta f= \pm 25 \mathrm{kHz}, \mathrm{V}_{15}=100 \mathrm{mV}$ | - | 0.8 | - | \% |
| AUDIO POWER AMPLIFIER: <br> Voltage Gain, A(af) | $\mathrm{f}=1 \mathrm{kHz}$ | - | 35 | - | d |
| System Total Harmonic |  |  |  |  |  |
| Distortion | $\mathrm{P}_{0}=1 \mathrm{~W}$ ( $\mathrm{I}_{\mathrm{T}}=140 \mathrm{~mA}$ typ.) | - | 1.5 | - | \% |
| THD (System) | $\mathrm{P}_{\mathrm{O}}=2 \mathrm{~W}\left(\mathrm{l}_{\mathrm{T}}=180 \mathrm{~mA}\right.$ typ.) | - | 1.6 | 3 | \% |
| Power Output, Po | $\begin{gathered} \text { THD (System })=10 \% \\ \left(I_{\mathrm{T}}=210 \mathrm{~mA} \text { typ. }\right) \end{gathered}$ | - | 5 | - | W |
| Input Resistance, (R1) ${ }^{\text {af }}$ ) | $\mathrm{f}=1 \mathrm{kHz}$ | - | 100 | - | $\mathrm{k} \Omega$ |



Fig. 4 - Maximum outpower as a function of effective load resistance.


Fig. 6 - Power dissipation as a function of output power.


Fig. 5 - Total supply current as a function of output power.


Fig. 7 - Recovered audio, and signal-to-noise ratio as a function of rf input level.

## Linear Integrated Circuits

CA3163E


## VHF/UHF Prescaler

Features:

- Broadband operation - 90 to 1000 MHz
- High sensitivity
- Standard 5 V power supply
- Dual mode operation - VHF/UHF
- Complementary ECL outputs
- Independent VHF \& UHF input terminals

The RCA-CA3163E* is an integrated-circuit prescaler intended for use in TV frequency synthesis tuning systems over an input frequency range of 90 to 1000 MHz . It performs division by 256 in the uhf mode and division by 64 in the vhf mode.
The mode of operation can be selected by means of the bandswitch and the separate uhf and vhf input terminals provided. The output is a complementary emitter-coupled stage with controlled slew rate for harmonic suppression.
All input terminals should be ac coupled to the appropriate input signal source. Because of high sensitivity, unbuffered coupling from the local oscillator is possible in most cases. In the uhf mode, which is activated by applying a high level to the bandswitch input terminal, all eight divider stages are


Fig. 1-CA3163E block diagram.
operative, resulting in division by 256 . In the vhf mode, activated by a low level at the vhf input terminal, two divider stages are bypassed, resulting in division by 64. As a result, approximately the same range of output frequencies are generated for both the uhf and vhf TV bands. An internal amplifier/multiplexer provides this control while isolating both inputs and amplifying the vhf signal. In addition, harmonic output is reduced above 40 MHz by limiting output signal rise and fall times and maintaining a balanced load. The CA3163E is supplied in the 14-lead Dual-in-Line Plastic Package.

[^54]
## TERMINAL DIAGRAM



ELECTRICAL CHARACTERISTICS At $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=5 \mathrm{VDC}, \mathrm{V}^{-}=0 \mathrm{VDC}$; see Figs. $1 \& 2$

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Current, ${ }^{+}$ | Terms. (1+2), Fig. 1 | 30 | 60 | 90 | mA |
| UHF Bandswitch Input Voltage, $\mathrm{V}_{\text {BH }}$ | High Level | 2.4 | - | - | V |
| VHF Bandswitch Input Voltage, $\mathrm{V}_{\text {BL }}$ | Low Level | - | - | 0.8 | V |
| UHF Bandswitch Input Current, $\mathrm{I}_{\text {BH }}$ | $\mathrm{V}_{\mathrm{BH}}=20 \mathrm{VDC}$, Fig. 1 | - | - | 0.5 | mA |
| VHF Bandswitch Input Current, IBL | $\mathrm{V}_{\mathrm{BL}}=0 \mathrm{VDC}$, Fig. 1 | - | - | -1 | mA |
| UHF Sensitivity Level Input Voltage, $\mathrm{V}_{\mathrm{IN}}$ (U) | $\begin{aligned} & \mathrm{f}_{\text {IN }}=450 \text { to } 950 \mathrm{MHz}, \\ & \mathrm{f}_{\text {OUt }}=\mathrm{f}_{\mathrm{iN}} / 256, \text { Fig. } 2 \end{aligned}$ | - | - | 80 | mVRMS |
| VHF Sensitivity Level Input Voitage, $\mathrm{V}_{\text {IN }}(\mathrm{V})$ | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=90 \text { to } 275 \mathrm{MHz}, \\ & \mathrm{f}_{\text {out }}=\mathrm{f}_{\mathrm{fN}} / 64, \text { Fig. } 2 \end{aligned}$ | - | - | 40 | mVRMS |
| Output Voltage, $\mathrm{V}_{0}$ | Terms, 4 or 5, Fig. 2 | 0.65 | 1 | - | $V_{p-p}$ |
| Output Voltage Rise of Fall Time, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ |  | - | 70 | - | ns |

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY VOLTAGE ..... v
DC BANDSWITCH VOLTAGE ..... v ..... 20
RMS INPUT VOLTAGE ..... 0.5 V
DEVICE DISSIPATION:
UP TO $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ . derate linearly at 7.5 ..... mW ..... mW
ABOVE $T_{A}=70^{\circ} \mathrm{C}$ ..... $\mathrm{mW} /{ }^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:
OPERATING0 to 70${ }^{\circ} \mathrm{C}$
STORAGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .LEAD TEMPERATURE (DURING SOLDERING):
AT DISTANCE $1 / 16 \pm 1 / 32 \mathrm{INCH}(1.59 \pm 0.79 \mathrm{MM})$ FROM CASE FOR 10 SECONDS MAX


Fig. 2 - DC characteristics test circuit.


Fig. 3-AC characteristics test circuit.

## Linear Integrated Circuits

## CA3163E



Fig. 3 - Schematic diagram of CA3163E (cont'd. on next page).


Fig. 3 - Schematic diagram of CA3163E (cont'd. from previous page).

## Linear Integrated Circuits

## CA3166E



# Operational Amplifier Bandswitch 

BiMOS Input Operational Amplifier, Frequency Band-Select Switch, and AFT Mode Switch

For Frequency-Synthesizer Television
Tuning Systems

## Features:

- Three indepencient functions - input operational amplifier, AFT mode switch, and baind-select switch
- Input operational amplifier has internal biasing circuitry and high-impedance PMOS input transistors
- Internal diode clipper limiting at operational amplifier inputs and short-circuit protection at the outputs
- Static charge protection for both PMOS and CMOS circuit components

The RCA-CA3166E incorporates bipolar, PMOS, and CMOS transistors on a single monolithic chip to provide three functional blocks for use in frequency-synthesizer type TV tuners. Included are an input operational amplifier, a bandselect switch, and an AFT mode switch.

The operational amplifier features internal bias and phase compensation, high-impedance PMOS input transistors, diode clipper input limiting, output short-circuit protection, and static charge protection. The operational amplifier is used to amplify an error signal that is proportional to the detected phase difference between the desired channel frequency and an internally generated reference signal. The band-select switch has two logic inputs, a control voltage input, and three outputs (UHF, VHF Low, VHF High) with a drive capability of 90 mA each, for controlling the tuner varactor diodes.

- AFT mode switch utilizes CMOS transmission gate and enable logic input controls AFT mode
- Logic-controlled band-select switch
- Three band-select-switch outputs, each with 90 mA drive capability (typ.) at input voltage up to $28 \mathrm{~V} d \mathrm{c}$
- High voltage-rating for wide dynamic control range of error signals and switch functions

The AFT mode switch is a CMOS transmission gate with static charge protection and an enable logic input for selecting the "AFT ON" or "AFT DEFEAT" mode.
The CA3166E is supplied in the 14-lead dual-in-line plastic package.


Fig. 1 - CA3166E block diagram.


Fig. 2 - Circuit diagram of CA3166E (continued on next page).

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE. V+ ..... $+35 \mathrm{~V}$ ..... $\pm 1.5 \mathrm{~V}$
DIFFERENTIAL INPUT VOLTAGE
DC SUPPLY CURRENT I + ..... 20 mA
BAND-SELECT SWITCH INPUT VOLTAGE, VBS ..... $+28 \mathrm{~V}$
AFT SWITCH INPUT, OUTPUT ..... $+15 \mathrm{~V}$
CLAMP DIODE CURRENT, OP AMP ..... $\pm 10 \mathrm{~mA}$
BAND SELECT SWITCH SUPPLY CURRENT, IBS ..... 150 mA ..... 150 mA
DEVICE DISSIPATION:700 mW
Up to $+70^{\circ} \mathrm{C}$ Derate linearly at $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ Above $+70^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:55 to $+150^{\circ} \mathrm{C}$Operating-55 to $+150^{\circ} \mathrm{C}$StorageLEAD TEMPERATURE (DURING SOLDERING)
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for ..... $-265^{\circ} \mathrm{C}$ 10 s max.

## Linear Integrated Circuits

## CA3166E



Fig. 2 - Circuit diagram of CA3166E (continued from previous page).

| TEST | CONDITIONS (V) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}^{+}$ | $\mathrm{V}_{\mathrm{CM}}$ | $\mathrm{V}_{\text {BS }}$ | $\mathrm{V}_{\text {REF }}$ |
| $\mathrm{V}_{01}$ | 35 | 0 | 18 | -15 |
| $\mathrm{~V}_{02}$ | 33 | -2 | 16 | -17 |
| $\mathrm{~V}_{03}$ | 29.5 | 0 | 18 | -15 |
| $\mathrm{~V}_{04}$ | 35 | 0 | 18 | -5 |



Fig. 3-Operational amplifier test circuit for CMRR, PSRR, $A_{O L}$, and $V_{I O}$

Operational Ampifiler (See FIg. 3)
ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}+=32.5 \mathrm{~V}, V_{B S}=18 \mathrm{~V}$, Terms $4 \& 5$ grounded.
Unless otherwise specified

| CHARACTERISTICS | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Input Bias Voltage, $\mathrm{V}_{13}$ | $\mathrm{l}_{13}=4 \mathrm{~mA}$, Feedback $=1 \mathrm{M} \Omega$ | 2.2 | 2.5 | 3 | VDC |
| Input Bias Voltage, $\mathrm{V}_{13}$ | $\mathrm{I}_{13}=6 \mathrm{~mA}$, Feedback $=1 \mathrm{M} \Omega$ | 2.2 | 2.6 | 3 |  |
| Input Bias Voltage, $\mathrm{V}_{14}$ | $\mathrm{I}_{14}=1 \mathrm{M} \Omega$, Feedback $=1 \mathrm{M} \Omega$ | 2.75 | 3.3 | 3.75 |  |
| Diode Voltage (term. 14 to term. 13) | $\begin{aligned} & l_{14}=4 \mathrm{~mA}, \\ & \text { Term. } 13=\text { Reference } \end{aligned}$ | - | 0.8 | 1 |  |
| Diode Voltage (term. 13 to term. 14) | $\begin{aligned} & l_{13}=4 \mathrm{~mA}, \\ & \text { Term. } 14=\text { Reference } \end{aligned}$ | - | 0.8 | 1 |  |
| Output Voltage Low, VOL ( $\mathrm{V}_{1}$ ) | $\mathrm{I}_{14}=4 \mathrm{~mA}$, Resistance between Terms. 1 and $12=10 \mathrm{k} \Omega$ | - | 0.2 | 0.6 |  |
| Output Voltage <br> High, $\mathrm{VOH}_{\mathrm{OH}}\left(\mathrm{V}_{1}\right)$ | $\mathrm{V}_{14}=0 \mathrm{~V}, \mathrm{l}_{13}=4 \mathrm{~mA}$, <br> Resistance between Terms. 1 and $12=10 \mathrm{k} \Omega, \mathrm{~V}+=29.5 \mathrm{~V}$ | 27.4 | 28 | - |  |
| Input Offset Voltage, $\mathrm{V}_{\mathrm{IO}}$ | See Fig. 3 | - | 10 | 80 | mV |
| Supply Current, I+ (12) | $\begin{aligned} & V_{4}=1 \mathrm{~V}, \text { Feedback (Terms. } 1 \text { to } \\ & 14)=1 \mathrm{M} \Omega, \mathrm{~V}+=35 \mathrm{~V}, \\ & \mathrm{~V}_{13}=0 \mathrm{~V} \end{aligned}$ | 5 | 14 | 20 | mA |
| Output Sink Current, IOL | $\mathrm{I}_{14}=4 \mathrm{~mA}, \mathrm{~V}_{1}=32.5 \mathrm{~V}$ | 5 | 25 | - |  |
| Output Source Current, IOH | $\mathrm{l}_{13}=4 \mathrm{~mA}, \mathrm{~V}_{1}=\mathrm{V}_{14}=0 \mathrm{~V}$ | - | -15 | -5 |  |
| Input Bias Current, IIB (term. 14) | $\mathrm{V}_{13}=0 \mathrm{~V}$. Term. 1 connected to Term. 14 | - | 0.5 | 10 | nA |
| Common-Mode Rejection Ratio, CMRR | See Fig. 3 | 55 | 65 | - | dB |
| Power Supply Rejection Ratio, PSRR | See Fig. 3 | 65 | 75 | - |  |
| Open-Loop Voltage Gain, AQL | See Fig. 3 | 65 | 80 | - |  |

Bandswltch Truth Table

| LOGIC <br> INPUTS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | VHF <br> A | B |
| 0 | 0 | UHF | VHF |  |
| LOW | HIGH |  |  |  |
| 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 |



Fig. 4 - Bandswitch test circuit.

## Linear Integrated Circuits

## CA3166E

Band-Select Switch (See Fig. 4)
ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}+=32.5 \mathrm{~V}, V_{B S}=18 \mathrm{~V}$
Terms. 4 \& 5 grounded Terms. 6, $7,9=100 \mathrm{k} \Omega$ to ground. Unless otherwise specified

| CHARACTERISTICS | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Logic Inputs "A" \& "B" Sink Current (Low) | $\mathrm{V}_{10}=\mathrm{V}_{11}=0.6 \mathrm{~V}$ | -200 | -100 | - | $\mu \mathrm{A}$ |
| Logic Inputs "A" \& "B" Source Current (High) | $\mathrm{l}_{9}=-90 \mathrm{~mA}, \mathrm{~V}_{10}=\mathrm{V}_{11}=2.4 \mathrm{~V}$ | -150 | 5 | 150 |  |
| Output Leakage Current, Terms. 6, 7, 9 |  | - | 2 | 7 |  |
| Output Saturation Voltage: <br> (Pin 8 Ref) <br> Term. 9 | $\mathrm{I}_{9}=-90 \mathrm{~mA}, \mathrm{~V}_{10}=\mathrm{V}_{11}=2.4 \mathrm{~V}$ | -1.3 | 0.6 | - | V |
| Term. 9 | $\mathrm{I}_{9}=-60 \mathrm{~mA}, \mathrm{~V}_{10}=\mathrm{V}_{11}=24 \mathrm{~V}$ | -0.9 | 0.3 | - |  |
| Term. 7 | $\mathrm{I}_{7}=-90 \mathrm{~mA}, \mathrm{~V}_{10}=0 \mathrm{~V}, \mathrm{~V}_{11}=24 \mathrm{~V}$ | -1.3 | 0.6 | - |  |
| Term. 7 | $1_{7}=-60 \mathrm{~mA}, \mathrm{~V}_{10}=0 \mathrm{~V}, \mathrm{~V}_{11}=2.4 \mathrm{~V}$ | -0.9 | 0.3 | - |  |
| Term. 6 | $\mathrm{I}_{6}=-90 \mathrm{~mA}, \mathrm{~V}_{10}=2.4 \mathrm{~V}, \mathrm{~V}_{11}=0 \mathrm{~V}$ | -1.3 | 0.6 | - |  |
| Term. 6 | $\mathrm{I}_{6}=-60 \mathrm{~mA}, \mathrm{~V}_{10}=24 \mathrm{~V}, \mathrm{~V}_{11}=0 \mathrm{~V}$ | -0.9 | 0.3 | - |  |
| Logic Inputs, $V_{\text {IN ( }}(\mathrm{O})$ |  | -0.6 | - | 0.6 |  |
| Logic Inputs, VIN (I) |  | 2.4 | - | 8.5 |  |

AFT Mode Switch
ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathbf{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, V^{+}=32.5 \mathrm{~V}, V_{B S}=18 \mathrm{~V}$
Terms 5, 10, 11 grounded. Unless otherwise specified

| CHARACTERISTICS | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Logic Input Current Low | $\mathrm{V}_{2}=0 \mathrm{~V}$, RTERMS. $3=100 \mathrm{M} \Omega, \mathrm{V}_{4}=13.5 \mathrm{~V}$ | -200 | -100 | - | $\mu \mathrm{A}$ |
| Logic Input Current High | $\mathrm{V}_{2}=2.4 \mathrm{~V}$, RTERMS. $3=1 \mathrm{k} \Omega, \mathrm{V}_{4}=1 \mathrm{~V}$ | -150 | 2 | 150 |  |
| Input Current, :4 | $\mathrm{V}_{2}=0 \mathrm{~V}$, RTERMS. 3 (Open), $\mathrm{V}_{4}=13.5 \mathrm{~V}$ | - | 2 | 20 |  |
| Output Leakage Current, $\mathrm{I}_{3}$ | $\mathrm{V}_{2}=0.6 \mathrm{~V}, \mathrm{~V}_{3}=8 \mathrm{~V}, \mathrm{~V}_{4}=0 \mathrm{~V}$ | - | 1 | 100 | nA |
| Output Rev. Current, $\mathrm{I}_{3}$ | $\mathrm{V}_{2}=3 \mathrm{~V}, \mathrm{~V}_{3}=1.8, \mathrm{~V}_{4}=0 \mathrm{~V}$ | 1.4 | 2 | - | mA |
| Output Offset Voltage | $\mathrm{V}_{2}=3 \mathrm{~V}, \mathrm{~V}_{4}=3 \mathrm{~V}, \mathrm{~V}+=29.5 \mathrm{~V}$ | - | 0.1 | - | V |
| AFT Switch Resistance | $\mathrm{V}_{2}=2.4 \mathrm{~V}$ | - | 800 | - | $\Omega$ |
| Logic Input, VIN (0) |  | -0.6 | - | 0.6 | V |
| Logic Input, VIN (1) |  | 2.4 | - | 8.5 |  |



Fig. 5 - Block diagram of a typical digital tuning system.

## Tuner Operation

Fig. 5 shows a typical digital TV tuning system employing the CA3166E. This system consists of a phase-locked loop (PLL) and a programmable divider to generate a tuner localoscillator frequency that is an integral multiple of a reference-oscillator frequency. The output of the local oscillator is connected to a prescaler (CA3163) which divides the frequency to values that can be processed by a programmable divider. The amount of division is established by the control logic and depends on the desired channel to be viewed. This signal and a reference signal are combined in a phase detector to produce an error signal proportional to the frequency separation. The error is then amplified by the CA3166E and filtered to provide a dc voltage to the
varactors of the tuner voltage-controlled oscillator (VCO). The VCO frequency is thus corrected to reduce its difference with the reference.

Logic-control signals are applied to terminals 10 and 11 (band-select switch) of the CA3166E, and the proper varactor circuits for UHF, low-band VHF, or high-band VHF are selected. The truth table for the selection logic is shown on page 4.

An analog switch for AFT operation is included in the CA3166E for automatic correction of frequency transmission errors

CA3166E TERMINAL ASSIGNMENT


## Linear Integrated Circuits

## CA3215E



## FM-IF Amplifier/Detector Limiter

## Features:

- Ideal for video disc playback systems
- Phase lock loop FM detector
- Linear detection for large deviation at video modulating frequencies
- Carrier defect detector
- Squelch circuitry
- Loss of carrier latch circuitry

The RCA CA3215E* monolithic integrated circuit provides a system for large-deviation FM detection. The device includes a two-stage limiter/amplifier, phase detector, voltage controlled oscillator, wide-band amplifier, carrier defect detector, and output squelch. The phase detector and VCO are connected to form a phase-lock-loop detector capable of recovering wide deviation modulating signals.

The carrier defect detector provides a logic output signal to control corrective circuitry in the event of an instantaneous loss or serve distortion of the carrier signal. The wide-band amplifier is squelched by the same defect detector output or may be squelched by an external input to the device. In the event of longer duration carrier loss, a latch condition will maintain the amplifier in the squelched condition.

- Formerly RCA Dev. Type No. TA10641.


Fig. 1 - Block diagram of the CA3215E.

The RCA CA3215E is intended for use as the video and audio demodulators for video disc playback. It can operate over the temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

The CA3215E is supplied in the 16 -lead dual-in-line plastic package.

MAXIMUM RATINGS, Absolute-Maximum Values:


ELECTRICAL CHARACTERISTICS at $\mathrm{TA}_{\mathbf{A}}=25^{\circ}{ }^{\circ} \mathrm{C}^{\circ} \mathrm{V}^{+}=\mathbf{1 2}$ Volts

| CHARACTERISTIC | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX |  |
| Static (DC) Characterlatics |  |  |  |  |
| Quiescent Current ${ }_{14}$ | 21 | 28 | 35 | mA |
| DC Voltage <br> Terminals 1,2 , and 3 | 3 | 3.4 | 4 | V |
| Terminals 9 and 11 | 5.4 | 5.8 | 6.3 |  |
| Terminal 8 | 4 | 4.3 | 4.7 |  |
| Terminal 13 |  | 5.8 |  |  |
| Terminal 7 |  | 6.5 |  |  |
| Dynamic Characteristics <br> Conditions: $\quad$ F Input $=\mathbf{5} \mathbf{~ M H z}$, F mod. $=\mathbf{4 0 0} \mathrm{Hz}$, Deviation $= \pm 1 \mathbf{~ M H z}$ <br> See Figure 2 for test clrcult |  |  |  |  |
| Input limiting voltage for -3 dB output (TP1) |  |  | 5 | mVrms |
| Demodulated Ouput (TP1) | 110 |  | 240 | mVrms |
| Total Harmonic Distortion, THD (TP1) |  |  | 2.5 | \% |
| Noise (3 MHz BW) (TP1) |  | 1 |  | mVrms |
| Open Loop Gain * (Pin 9 to P11) (TP1) |  | 66 |  | x |
| 3 MHz response ** (TP1) |  | 3 |  | dB |
| 5 MHz suppression *** (TP2) no modulation |  | -40 |  |  |
| Squelched demod. output (TP1) |  | -55 |  |  |
| Squelched DC shift **** (TP6) |  |  | $\pm 350$ | mVDC |

[^55]
## Linear Integrated Circuits

## CA3215E



All capacitances are in $\mu \mathrm{F}$ unless otherwise noted.

Fig. 2 - Test circuit.


TERMINAL DIAGRAM


## Chroma Processor

## Features

- Voltage controlled oscillator with wide deviation and constant output voltage
- All frequency conversion on single chip
- Phase lock loop control and timing correction
- Keyed phase detector

The RCA CA3216E• monolithic integrated circuit provides the primary functions of converting a "buried subcarrier" video signal to a standard NTSC format. Fig. 1 shows a block diagram of the CA3216E which includes a voltage controlled oscillator, reference oscillator, two mixer stages, two wide-band amplifiers, a phase detector and output circuit, a summing circuit, sync separator, sync clamp and keying circuits, and voltage sensing and clamp circuits.
The CA3216E takes the separated chrominance signal at a lower frequency and converts it to the standard TV format and recombines it with the separated luminance signal. The
necessary timing correction is provided via a phase lock loop correction of the voltage controlled oscillator driving the mixers and the sync keying functions. A separate signal controlled by the PLL is provided for other clocking functions. External circuitry with the phase detector, VCXO and mixer form the phase lock loop. All frequencies are determined by external inputs or components.
The CA3216E utilizes the 24 -pin dual-in-line plastic package and can operate over the temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

[^56]
## MAXIMUM RATING, Absolute-Maximum Values:

## DC SUPPLY VOLTAGE:

$\qquad$
DEVICE DISSIPATION:
$\qquad$
$\mathrm{A}_{\mathrm{A}} \mathrm{T}_{\mathrm{A}}=75^{\circ} \mathrm{C}$. . Derate linearly $8.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
Above $T_{A}=75^{\circ} \mathrm{C}$
-40 to $+85^{\circ} \mathrm{C}$
AMBIENT TEMPERATURE RANGE:


## Linear Integrated Circuits

CA3216E


Fig. 1 - Block diagram for the CA3216E.


TERMINAL DIAGRAM

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}+=12 \mathrm{~V}$

| CHARACTERISTIC | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |
| STATIC |  |  |  |  |
| Supply Current | 28 | 40 | 52 | mA |
| DC Voltage |  |  |  |  |
| Terminal 2 | 4.6 | 5.1 | 5.6 | V |
| Terminal 3 | 6.5 | 7 | 7.5 | V |
| Terminal 4 | 3.1 | 3.5 | 3.9 | V |
| Terminal 5 | 6.6 | 7 | 7.4 | V |
| Terminal 7 | 1.9 | 2.2 | 2.5 | V |
| Terminal 9 | 3.1 | 3.5 | 3.9 | V |
| Terminal 21 | 6.4 | 6.9 | 7.4 | V |
| Terminal 24 | 6.5 | 7 | 7.5 | V |

## DYNAMIC

Test Condition: See Fig. 2; Dynamic Test Circuit

| VOUT at TP3 (Term. 11) Freq. $=1.53 \mathrm{MHz}$ | 200 | 265 | 330 | mV rms |
| :---: | :---: | :---: | :---: | :---: |
| VOUT at Term. 10, Freq. $=3.58 \mathrm{MHz}$ | 340 | 415 | 540 | mV rms |
| Chroma Gain (Term. 4 to Term. 2) Freq. $=3.58 \mathrm{MHz}$ | 1.15 | 1.40 | 1.65 | $\mathbf{x}$ |
| Luminance Output (Term. 21) | 2.6 | 2.8 | 3 | $V_{p-p}$ |
| Luminance Output (Term. 2) | 1.9 | 2 | 2.1 | $V_{p-p}$ |
| VCXO Offset (Term. 16 to Term. 17) <br> TPI to Term. 5, RX=0, e(Term. 9)=0 | -100 | 0 | +100 | mV |
| VCXO Gain (Term. 18 at $F_{2}$-Term. 18 at $F_{3}$ ) TPI to Term. 5: RX=3000 $\Omega$ | 0.63 | 1 | 1.35 | V |
| VXCO Frequency Deviation (TP3) TPI $=\mathrm{V}$ Term. $5 \pm 50 \mathrm{mV}$; $\left.R X=470 \Omega ; e^{(\text {Term. }} 9\right)=0$ | 10 | 11.5 | 13 | kHz |
| Spurious Voltage at Term. 2 at Freq. $=1.53 \mathrm{MHz}$; <br> e (Term. 9) $=90 \mathrm{mV}$ rms | - | - | 7.5 | mV rms |
| at Freq. $=3.58 \mathrm{MHz}$ <br> e (Term. 9) $=0$ | - | - | 4 | mV rms |
| at Freq. $=5.11 \mathrm{MHz}$; <br> e(Term. 9) $=90 \mathrm{mV}$ rms | - | - | 90 | mV rms |

## Linear Integrated Circuits

## CA3216E




## CMOS DAXI Buffer

The Digital Auxiliary Information (DAXI)

Buffer Interfaces a Microprocessor to a Video Disc Player
Features

- Low-level video signal conversion to CMOS logic level
- Converts sine-wave color subcarrier into square-wave for system clock
- Microprocessor compatible external low rate clock
- Cyclic-Redundancy-Check circuit
- For digital microprocessor interfacing to a video disc player analog system

The RCA-CD3226E CMOS IC is a digital auxiliary information (DAXI) buffer which interfaces the digital microprocessor to the analog system of a video disc player. The DAXI code, inserted onto line 17 of each TV field on the video disc, is decoded by the buffer, and this information is fed to the microprocessor which controls the movement of the video disc player.
A $1.53-\mathrm{MHz}$ sine-wave color subcarrier input is used as the CD3226E system clock which shifts in 77 bits binary code, in a string for each TV field, to the registers in the device. When the Control In is high, the error check circuit provides
a high signal at the Status Out to the microprocessor. The microprocessor then brings the Control In to a low and sends a low rate clock to the External Clock In. Correct DAXI data bits, stored in the device registers, are then shifted via the Data Out terminal into the microprocessor. The data contains 18 field number bits and 6 band number bits. If needed, 27 unused bits of DAXI code are available for additional player functions.

The CD3226E is supplied in the 14 -lead dual-in-line plastic package.


Fig. 1-CD3226E block diagram.

## Linear Integrated Circuits

## CD3226E

## MAXIMUM RATINGS, Absolute-Maximum Values.

| DC SUPPLY-VOLTAGE RANGE, (VDD) |  |
| :---: | :---: |
|  |  |
| POWER DISSIPATION (PD): |  |
|  |  |
|  |  |
|  |  |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR: |  |
| FOR $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mm |  |
| OPERATING-TEMPERATURE RANGE (TA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 to $40+85^{\circ} \mathrm{C}$ |  |
|  |  |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. | $+265^{\circ} \mathrm{C}$ |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$

| CHARACTERISTIC |  | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Quiescent Device Current | IDD |  | All inputs connected to $\mathrm{V}_{\text {SS }}$ | - | 2.5 | 10 | mA |
| Output Voltage Low Level | VOL | All outputs, except 1.53 MHz Out at logic low. Output current, IOL=-200 $\mu \mathrm{A}$ | - | - | 0.4 | V |
| Output Voltage High Level | $\mathrm{V}_{\mathrm{OH}}$ | Output at logic high. <br> Output current, $\mathrm{I} \mathrm{OH}=+100 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| Video Input Threshold | $V_{\text {TH }}$ | $1.53 \mathrm{MHz} \mathrm{In} \mathrm{connected} \mathrm{to} \mathrm{V}_{\text {SS }}$ | 1.5 | - | 3.7 | V |
| Input Low Voltage | $V_{\text {IL }}$ | All inputs, except 1.53 MHz In and Video In | - | - | 0.8 | V |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | All inputs, except 1.53 MHz In and Video In | 3.9 | - | - | V |
| Video Input Range - Positive Swing | $\mathrm{V}_{\mathrm{P}}$ | 1.53 MHz In connected to $\mathrm{V}_{\text {SS }}$. Voltage higher than $\mathrm{V}_{\text {TH }}$ drives $+350 \mu \mathrm{~A}$ into input. | - | - | +1.0 | V |
| Video Input Range - Negative Swing | $\mathrm{V}_{\mathrm{N}}$ | 1.53 MHz In connected to $\mathrm{V}_{\text {SS }}$. Voltage lower than $V_{T H}$ draws $-350 \mu \mathrm{~A}$ from input. | -1.0 | - | - | V |
| Video Input Sensitivity High | VINH | Voltage higher than $\mathrm{V}_{\mathrm{TH}}$ for Bits Out goes low | - | - | +200 | mV |
| Video Input Sensitivity Low | $\mathrm{V}_{\text {INL }}$ | Voltage lower than $\mathrm{V}_{\mathrm{TH}}$ for Bits Out goes high | -200 | - | - | mV |
| $1.53-\mathrm{MHz}$ Out Drive=Sink Current |  | Output at logic low with output current $=-100 \mu \mathrm{~A}$ | - | - | 0.6 | V |
| $1.53-\mathrm{MHz}$ Out Drive=Source Current |  | Output at logic high with output Current $=+100 \mu \mathrm{~A}$ | 2.4 | - | - | V |
| 1.53-MHz In Capacitance |  | At $\mathrm{V}_{\text {TH }}$ level and $1.53-\mathrm{MHz} \mathrm{In} \mathrm{high}$ | - | - | 15 | pF |
| Video In Capacitance |  | At $\mathrm{V}_{\text {TH }}$ level and $1.53-\mathrm{MHz}$ In high | - | - | 15 | pF |
| 1.53-MHz In Resistance |  | At $V_{T H}$ level | 30 | - | - | K $\Omega$ |
| Video In Leakage Current | LIL, LIH | $1.53-\mathrm{MHz} \mathrm{In}$ is high | - | - | $\pm 1$ | $\mu \mathrm{A}$ |

OPERATING CONDITIONS at $T_{A}=$ Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS | UNITS |
| :---: | :---: | :---: |
| DC Operating-Voltage Range | $4.5-5.5$ | V |



Fig. 2 - Terminal diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$

| CHARACTERISTIC |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIn. | Typ. | Max. |  |
| Propagation Delay Time: <br> External Clock to Data Out (See Fig. 3) | TP1 | 0.1 | - | 1 | $\mu \mathrm{s}$ |
| Shift Register Clock to Data Out (See Fig. 4) | TP2 | 50 | - | 400 | ns |
| Control False to Status Out (See Fig. 3) | TP3 | - | - | 1 | $\mu \mathrm{s}$ |
| Delay Time: <br> Status True to Control False (See Fig. 3 )* | TD1 | 1 | - | - | $\mu \mathrm{s}$ |
| Control False to External Clock True (See Fig. 3)** | TD2 | 1 | - | - | $\mu \mathrm{s}$ |
| Video In Set Up Time (See Fig. 5) ${ }^{\text {\# }}$ | Ts | 54.5 | 108.9 | 163.4 | ns |

*Applies to normal read conditions only.

- Determined by control system.
\#1.53-MHz clock lags by $60^{\circ} \pm 30^{\circ}$.


Fig. 3 - Typical sequence and data-timing diagram.

## Linear Integrated Circuits

CD3226E


Fig. 4 - Shift register clock timing and typical sequence diagram.


Fig. 5 - Code format, timing and phase diagram.


Fig. 6 - Functional timing diagram-invalid message code.


Fig. 7 - Functional timing diagram-shift registers function.
 PIN II $\qquad$


NOTE : PIN IO EXTERNAL CLOCK DOES NOT COME FROM MICROPROCESSOR, THE CLOCK IS USED TO SHOW 24 -BIT REGISTER CAN BE FILLED UP NO MATTER DAXI CODE VALIO OR INVALID.

92CM-34961

Fig. 8 - Functional timing diagram-valid DAXI code.

## Linear Integrated Circuits

## CD3226E



PIN 5 $\qquad$

рім ı $\qquad$


Fig. 9 - Functional timing diagram-shift registers function.

## Audio Circuits Technical Data

Drivers Page
CA3094 See Page 213
Preamplifiers
CA3036 See Page 402
CA3052 ..... See Page 377
Power Amplifiers
CA2002 ..... 1004
CA2004 ..... 1009

## Linear integrated Circuits

## CA2002, CA2002M



# 8-Watt Audio Power Amplifier 

Especially suited for automobile and other mobile applications

## FEATURES:

- Output short-circuit and thermal overload protection
- Drives load impedance as low as $1.6 \Omega$
- Load dump voltage surge protection
- Output current capability of up to 3.5A
- Few external components
- Versa-V power transistor package-requires no electrical insulation

The RCA-CA2002 is a monolithic silicon class B audio power amplifier designed for driving loads as low as $1.6 \Omega$. It provides a high output current capability (up to 3.5 A ), very low harmonic and cross-over distortion, and load-dump voltage-surge protection.

The maximum operating supply-voltage of the CA2002 is 18 V , and internal protection is provided for peaks of up to 40 V , as shown in Fig. 18. Supply-voltage peaks of more than 40 V will require an LC network between the supply and terminal 5. An LC network, such as the one shown in Fig. 18, provides protection against supply-voltage surges of up to 120 V for 2 ms . This type of protection is ON when the supply voltage (pulsed or dc exceeds 18 V ).

Thermal shut-down occurs if the output overloads (temporary or permanent), the ambient temperature is
excessive, or the junction temperature is excessive. None of these conditions results in device damage. They merely cause a temporary automatic reduction of output power and drain current, as shown in Figs. 16 and 17.

A heater fan motor run-down hysteresis circuit is included for automotive applications. Typical starting voltage is 10 volts; typical drop-out voltage is 6.5 volts.

The CA2002 is supplied in a 5 -lead plastic TO-220-style VERSA-V package. All leads (except term. 3) are electrically insulated from the mounting flange, eliminating the need for insulating hardware. The VERSA-V package is available with two lead configurations. The CA2002 has a verticalmount lead form, and the CA2002M has a horizontal-mount lead form.

## MAXIMUM RATINGS, Absolute-Maximum Values:

PEAK SUPPLY VOLTAGE (50 ms)
40 V
40 V
DC SUPPLY VOLTAGE ..... 28 V
OPERATING SUPPLY VOLTAGE
18 V
18 V
OUTPUT PEAK CURRENT:
REPETITIVE
3.5 A
3.5 A
NON-REPETITIVE
4.5 A
4.5 A
POWER DISSIPATION, $P_{D}$ at $T_{A}=90^{\circ} \mathrm{C}$
15 W
15 W
THERMAL RESISTANCE, JUNCTION TO CASE ..... $4^{\circ} \mathrm{C} / \mathrm{W}$
AMBIENT-TEMPERATURE RANGE:OPERATINGSTORAGE

ELECTRICAL CHARACTERISTICS at TA $_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=14.4 \mathrm{~V}$
Unless otherwise specified (See Figure 2)



Fig. 1 - Test circuit.


Fig. 2 - Typical quiescent output voltage as a function of supply voltage.

## Linear Integrated Circuits

## CA2002, CA2002M



Fia. 3 - Schematic diagram.


Fig. 4 - Typical quiescent drain current as a function of supply voltage.


Fig. 6 - Typical output power as a function of load resistance.


Fig. 5 - Typical_output power as a function of supply voltage.


Fig. 7 - Typical input voltage as a function of closed-loop voltage gain.


Fig. 8 - Typical input voltage as a function of closed-loop voltage gain.


Fig. 10 - Typical power supply rejection ratio as a function of frequency.


Fig. 12 - Typical power dissipation and efficiency as a function of output power.


Fig. 14 - Maximum allowable power dissipation as a function of ambient temperature.


Fig. 9 - Typical power supply rejection ratio as a function of closed-loop voltage gain.


Fig. 11 - Typical power dissipation and efficiency as a function of output power.


Fig. 13 - Maximum power dissipation as a function of supply voltage (sine-wave operation).


Fig. 15 - Open-loop voltage gain as a function of frequency.

## Linear Integrated Circuits

## CA2002, CA2002M

## Load-Dump Voltage-Surge Protection

The maximum operating supply-voltage of the CA2002 is 18 V , and internal protection is provided for peaks of up to 40 V , as shown in Fig. 18. Supply-voltage peaks of more than 40 V will require an LC network between the supply and terminal 5. An LC network, such as the one shown in Fig. 18, provides protection against supply-voltage surges of up to 120 V for 2 ms . This type of protection is ON when the supply voltage (pulsed or

Fig. 16 - Output power and drain current as a function of case temperature.


Fig. 18 - Supply-voltage surge protection network and timing diagram.
dc) exceeds 18 V .

## Thermal Shut-Down

Thermal shut-down occurs if the output overloads (temporary or permanent), the ambient temperature is excessive, or the junction temperature is excessive. None of these conditions results in device damage. They merely cause a temporary automatic reduction of output power and drain current, as shown in Figs. 16 and 17.


Fig. 17 - Output power and drain current as a function of case temperature.


Fig. 19 - Typical application.


Fig. 20-15 W circuit-bridge application.

## Audio Circuits



## 12-Watt Audio Power Amplifier

## FEATURES:

- VERSA-V 5-lead plastic TO-220-style package (insulation not required)
- Thermal overioad protection
- Drives load impedance as low as $3.2 \Omega$
- Deflection amplifier capability
- Output current capability of up to 3.5 A
- Few external components

The RCA-CA2004 is a monolithic silicon class B audio power amplifier designed for driving loads as low as $3.2 \Omega$. It provides a high output current capability (up to 3.5A), and very low harmonic and cross-over distortion.

The CA2004 is supplied in a 5 -lead plastic TO-220-style VERSA-V package. All leads (except term.3) are electrically insulated from the mounting flange, eliminating the need for insulating hardware. The VERSA-V package is available with two lead configurations. The CA2004 has a verticalmount lead form, and the CA2004M has a horizontal-mount lead form.

## MAXIMUM RATINGS, Absolute-Maximum Values:

## CA2004, CA2004M

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=\mathbf{2 4} \mathrm{V}$
Unless otherwise specified (See Figure 1)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Supply Voltage, $\mathrm{V}^{+}$ |  | 8 | - | 26 | V |
| Quiescent Output Voltage, $\mathrm{V}_{\mathrm{O}}$ | Measure at Term. 4 | 11 | 12 | 13 | V |
| Quiescent Drain Current, ID | Measure at Term. 5 | - | 40 | 100 | mA |
| Output Power, $\mathrm{P}_{\mathrm{O}}$ | $\begin{aligned} & \mathrm{THD}=10 \%, \mathrm{~A}=40 \mathrm{~dB}, \\ & \mathrm{f}=1 \mathrm{KHz} \end{aligned}$ | 10 | 12 | - | w |
|  |  | - | 8 | - |  |
| Input Saturation Voltage, $V_{1(R M S)}$ |  | 400 | - | - | . mV |
| Input Resistance, $\mathrm{R}_{\mathrm{l}}$ (Term.1) | $\mathrm{f}=1 \mathrm{KHz}$ | 70 | 150 | - | K $\Omega$ |
| Open-Loop Voltage Gain, $\mathrm{A}_{\mathrm{OL}}$ | $R_{L}=8 \Omega, f=1 \mathrm{KHz}$ | - | 80 | - | dB |
| Closed-Loop Voltage Gain, A | $\mathrm{R}_{\mathrm{L}}=8 \Omega, \mathrm{f}=1 \mathrm{KHz}$ | 39.5 | 40 | 40.5 | dB |
| Input Noise Voltage, $\mathrm{e}_{\mathrm{N}}$ | $\begin{aligned} & \text { Freq. Resp. }=40 \text { to } \\ & 15,000 \mathrm{~Hz}(-3 \mathrm{~dB}) \end{aligned}$ | - | 4 | - | $\mu \mathrm{V}$ |
| Power Supply Rejection Ratio, PSRR | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=4 \Omega, \mathrm{~A}=40 \mathrm{~dB}, \\ & \mathrm{Rg}=10 \mathrm{~K} \Omega, \mathrm{f} \text { ripple }=100 \mathrm{~Hz}, \\ & \mathrm{~V}_{\text {ripple }}=0.5 \mathrm{~V} \end{aligned}$ | 30 | 35 | $\dot{-}$ | dB |



## Thermal Shut-Dowr,

Thermal shut-down occurs if the output overloads (temporary or permanent), the ambient temperature is excessive, or the junction temperature is excessive. None of these conditions results in device damage. They merely cause a temporary automatic reduction of output power and drain current.

Fig. 1 - Test circuit.



Fig. 3 - Typical application.

Fig. 2 -Derating curve


Fig. 4-25 W circuit-bridge application.

## Radio Circuits <br> Technical Data

AM/FM
Communications
Circuits
Page
CA2111A See Page 932
CA2136A See Page 937
CA3011 ..... See Page 939
CA3012 ..... See Page 939
CA3013 See Page 945
CA3014 ..... See Page 945
CA3075 ..... 1014
CA3076 ..... 1018
CA3088 ..... 1022
CA3089 ..... 1026
CA3123 ..... 1032
CA3179 See Page 630
CA3189 ..... 1036
CA3199 See Page 639
CA3209 ..... 1042
FM IF
Circuits
Gain Blocks
CA3011 See Page 939CA3012See Page 939
CA3076 ..... 1018
Subsystems
CA2111A ..... See Page 932
CA2136A See Page 937
CA3013 See Page 945CA3014. See Page 945
CA3075 ..... 1014
CA3089 ..... 1026
CA3189 ..... 1036
CA3209 ..... 1042

CA3075


# FM IF Amplifier - Limiter, Detector, and Audio Preamplifier 

For FM IF Amplifier Applications Up To 20 MHz In Communications Receivers And High-Fidelity Receivers

Features:

- Good sensitivity: Input limiting voltage (knee) $=250 \mu \mathrm{~V}$ typ. at 10.7 MHz
- Excellent AM rejection: 55 dB typ. at 10.7 MHz
- Internal Zener diode regulation for the IF amplifier section
- Low harmonic distortion
- Differential peak detection: Permits simplified single-coil tuning
- Audio preamplifier voltage gain: 21 dB typ.
- Minimum number of external parts required

RCA CA3075 is an integrated circuit which provides, in a single monolithic chip, an FM IF subsystem for Communications and High-Fidelity Receivers. This device, shown in the schematic diagram (Fig. 2), consists of a multistage IF amplifier-limiter section with a Zener regulated power supply, an FM detector stage, and an AF preamplifier section. A typical application of the CA3075, in FM receiver circuits, is shown in the block diagram (Fig. 1).

The three-stage, emitter-follower-coupled IF amplifier section provides a $60-\mathrm{dB}$ typ. voltage gain at an operating frequency of 10.7 MHz and features, because of its
transistor constant-current sink, an output stage with exceptionally good limiting characteristics.

The FM detector section, which utilizes a differential-peak-detection circuit, requires only a single coil in the associated outboard detector circuit; hence, tuning the detector circuit is a simple procedure.

The audio preamplifier circuit provides a $21-\mathrm{dB}$ voltage gain with low impedance output for driving subsequent audio amplifier stages.

The CA3075 utilizes a 14-lead dual-in-line plastic package with leads in a special quad-formed arrangement.


Fig. 1-Block diagram of typical FM receiver utilizing the CA3075

## MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$



ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS | LIMITS |  |  | UNITS | $\begin{aligned} & \text { TEST } \\ & \text { CIRCUIT } \\ & \text { FIG. NO. } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |  |
| Static Characteristics |  |  |  |  |  |  |  |
| DC Voltage: <br> At Terminal 7 <br> At Terminal 8 <br> At Terminal 12 | $\begin{aligned} & V_{7} \\ & V_{8} \\ & V_{12} \\ & \hline \end{aligned}$ | $\mathrm{V}^{+}=11.2 \mathrm{~V}$ | - | 6.1 5.4 5.2 | - | V V V | 6 |
| DC Current (into Terminal 5): $\begin{aligned} & \text { At } \mathrm{V}^{+}=8.5 \mathrm{~V} \\ & \text { At } \mathrm{V}^{+}=11.2 \mathrm{~V} \\ & \text { At } \mathrm{V}^{+}=12.5 \mathrm{~V} \end{aligned}$ | 15 | - | 8.5 - | $\begin{array}{r} 15 \\ 17.5 \\ 19 \end{array}$ | $\begin{aligned} & - \\ & - \\ & 29 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | 6 |
| Dynamic Characteristics at $\mathrm{V}^{+}=11.2$ |  |  |  |  |  |  |  |
| IF AMPLIFIER. <br> Input Limiting Voltage (knee, -3 dB point) | $V_{1}$ (lim) | $\begin{aligned} & f_{0}=10.7 \mathrm{MHz} \\ & f(\text { Modulation })=400 \mathrm{~Hz} \\ & \text { Deviation }= \pm 75 \mathrm{kHz} \end{aligned}$ | - | 250 | 600 | $\mu \mathrm{V}$ | 3 |
| AM Rejection | AMR | $\begin{aligned} & \mathrm{f}_{0}=10.7 \mathrm{MHz} \\ & \mathrm{f}(\text { Modulation })=400 \mathrm{~Hz} \\ & \mathrm{FM}: \text { Deviation }= \pm 75 \mathrm{kHz} \\ & \text { AM: Modulation }=30 \% \end{aligned}$ | - | 55 | - | dB | 5 |
| Input Impedance Components: <br> Parallel Resistance <br> Parallel Capacitance | $\begin{aligned} & R_{1} \\ & C_{1} \end{aligned}$ | $\begin{aligned} & f_{0}=10.7 \mathrm{MHz} \\ & V_{i N}=10 \mathrm{mV} \mathrm{RMS} \end{aligned}$ | - | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | - | $\begin{aligned} & k \Omega \\ & p F \end{aligned}$ | - |
| DETECTOR <br> Recovered AF Voltage (at Terminal 12) <br> Total Harmonic Distortion | $\begin{aligned} & V_{0}(A F) \\ & \text { THD } \end{aligned}$ | $\begin{aligned} & f_{0}=10.7 \mathrm{MHz} \\ & f(\text { Modulation })=400 \mathrm{~Hz} \\ & \text { Deviation }= \pm 75 \mathrm{kHz} \end{aligned}$ | - | 1.5 1 | - | V | 3 |
| AUDIO PREAMPLIFIER <br> Voltage Gain | A(AF) | $V_{\text {IN }}=100 \mathrm{mV}, \mathrm{f}_{0}=400 \mathrm{~Hz}$ | - | 21 | - | dB | 4 |
| Total Harmonic Distortion | THD | $\mathrm{V}_{\text {OUT }}=2 \mathrm{~V}, \mathrm{f}_{0}=400 \mathrm{~Hz}$ | - | 1.5 | 5 | \% | 4 |

## Linear Integrated Circuits

## CA3075



Fig. 2 -Schematic diagram of CA3075


Fig. 3-Test circuit for input limiting voltage, recovered AF voltage, and total harmonic distortion


Fig. 4 - Test circuit for audio preamplifier voltage gain and total harmonic distortion


Fig. 5-Test circuit for AM rejection


Fig. 6-Test circuit for static characteristics

Recommended Mounting-Hole Dimensions and Spàcings.


[^57]
# High-Gain Wide-Band IF Amplifier-Limiter 

For FM IF Amplifier Applications in Communications Receivers

## Features:

- exceptionally good sensitivity: input limiting voltage (knee) $=50 \mu \mathrm{~V}$ typ. at 10.7 MHz
- high gain: 80 dB with $2-$ kilohm load
- internal voltage supply regulator
- wide frequency capability: $>20 \mathrm{MHz}$

RCA CA3076, monolithic integrated circuit, is a highgain wide-band amplifier-limiter for use in the IF sections of Communications and High-Fidelity FM Receivers. The CA3076, shown in the schematic diagram (Fig. 2), consists of a four stage IF amplifier-limiter section with a voltage regulator section. A typical application of the CA3076 in FM receiver circuits is shown in the block diagram (Fig. 1).

The four-stage emitter-follower-coupled IF amplifier section provides an $80-\mathrm{dB}$ voltage gain with a 2 -kilohm load at a frequency of 10.7 MHz . The output stage has exceptionally good limiting characteristics because of its transistor constant-current sink. The voltage regulator section provides zener-regulated, decoupled voltages for the IF amplifier.

The CA3076 utilizes an hermetically-sealed 8-lead TO-5 package.


Fig. 1-Block diagram of typical FM receiver utilizing the CA3076.

MAXIMUM RATINGS, Absolute Maximum-Values af $T_{A}=25^{\circ} \mathrm{C}$

| DC Supply Voltage [between Terminals $7\left(\mathrm{~V}^{+}\right)$and $3\left(\mathrm{~V}^{-}\right)$] | 15 . V |
| :---: | :---: |
| DC Current (into Terminal 7) . . . . . . . . | 35 mA |
| Device Dissipation: |  |
| Up to $\mathrm{T}_{\mathrm{A}}=50^{\circ} \mathrm{C}$ | 500 mW |
| Above $\mathrm{T}_{\mathrm{A}}=50^{\circ} \mathrm{C}$. | derate linearly $5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Ambient Temperature Range: |  |
| Operating | -55 to $+125 \quad{ }^{\circ} \mathrm{C}$ |
| Storage | -65 to $+150{ }^{\circ} \mathrm{C}$ |
| Lead Temperature (During Soldering): |  |
| At distance $1 / 32$ in ( 3.17 mm ) from seating plane for $10 \mathrm{~s} \max$. . . . . . . . . . . . . . . . . . . . . . . . . . . | $+260 \quad{ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$

| CHARACTERISTIC | SYMBOL | TEST <br> CONDITIONS | LIMITS |  |  | UNITS | TESTCIRCUITFIG. NO. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |  |
| Static Characteristics - $\mathrm{V}^{+}=8.5 \mathrm{~V}$ |  |  |  |  |  |  |  |
| DC Current (into Term. 7) | $\mathrm{I}_{7}$ | - | 10 | 15 | 24 | mA | 3 |
| Quiescent Operating Current (into Term. 4) | $\mathrm{I}_{4}$ | - | - | 0.65 | - | mA | 3 |
| Dynamic Characteristics - $\mathrm{V}^{+}=8.5 \mathrm{~V}, \mathrm{f}_{0}=10.7 \mathrm{MHz}$ |  |  |  |  |  |  |  |
| Input Limiting Voltage (knee, -3 dB point) | $V_{1}$ (lim.) | - | - | 50 | 200 | $\mu \mathrm{V}$ | - |
| Output Voltage | $\mathrm{V}_{0}$ | $V_{1}=20 \mu \mathrm{~V}$ | 4 | 12 | - | mV | 5 |
| Output Noise Voltage | $\mathrm{V}_{\mathrm{N}}$ | $v_{1}=0$ | - | 1 | - | mV | 5 |
| Forward Transfer Admittance: Magnitude <br> Phase | $\begin{gathered} \left\|Y_{21}\right\| \\ \theta_{21} \\ \hline \end{gathered}$ | $\begin{aligned} & V_{1}= \\ & 10 \mu \mathrm{~V} \end{aligned}$ | - | 6 80 | - | $\begin{gathered} \text { mho } \\ \text { degrees } \end{gathered}$ | 4 |
| Reverse Transfer Admittance: Magnitude <br> Phase | $\begin{array}{\|c} \left\|Y_{12}\right\| \\ \theta_{12} \\ \hline \end{array}$ | - | - | 0.1 -90 | - | $\begin{aligned} & \mu \text { mho } \\ & \text { degrees } \end{aligned}$ | - |
| Input-Impedance Components: Parallel Resistance Parallel Capacitance | $\begin{aligned} & R_{1} \\ & C_{1} \end{aligned}$ | - | - | 7.5 4 | - | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ | - |
| Output-Impedance Components: Parallel Resistance Parallel Capacitance | $\begin{aligned} & \mathrm{R}_{0} \\ & \mathrm{C}_{0} \end{aligned}$ | - | 50 | - 1.7 | - | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{pF} \end{aligned}$ | - |

## Linear Integrated Circuits

## CA3076



Fig. 2-Schematic diagram of CA3076.


Fig. 3-Test circuit for DC current (Terminal 7) and operating current (Terminal 4).


Fig. 4 - Forward transfer admittance ( $\mathrm{Y}_{21}$ ) test circuit


Fig. 5-10.7 MHz voltage gain and noise test circuit

## CA3088E



# AM Receiver Subsystem and General-Purpose Amplifier Array 

Includes: AM Converter, IF Amplifiers, Detector and Audio Preamplifier<br>For Applications in a Variety of AM Broadcast and Communications Receivers and Applications Requiring an Array of Amplifiers<br>\section*{Features:}<br>- Excellent overload characteristics - Low harmonic distortion (THD)<br>- AGC for IF amplifier<br>- Buffered output signal for tuning meter<br>- Internal Zener diode provides voltage regulation<br>- Two IF amplifier stages<br>- Low-noise converter and first IF amplifier

RCA-CA3088E*, a monolithic integrated circuit, is an AM subsystem that provides the converter, IF amplifier, detector, and audio preamplifier stages for an AM receiver.
The CA3088E also provides internal AGC for the first IF amplifier stage, delayed AGC for an optional external RF amplifier, a buffer stage to drive a tuning meter, and terminals facilitating the optional use of a tone control.
Fig. 2 is a functional diagram of the CA3088E. The signal from the low-noise converter is applied to the first IF amplifier and is then coupled to the second IF amplifier. This IF signal is then detected and externally filtered. The resultant audio signal is applied to an audio preamplifier. Optionally, a tone control circuit may be connected at the junction of the detector circuit and the audio preamplifier. The gain of the first IF amplifier stage is controlled by an internal AGC circuit. The CA3088E supplies a delayed AGC signal output. for use with an external RF amplifier. A buffered output signal is also available for driving a tuning meter. A DC voltage, internally regulated by a Zener diode,

- Operates from wide range of power supplies: $\mathrm{V}^{+}=6$ to 16 volts
- Optional AC and/or DC feedback on wide-band amplifier
- Array of amplifiers for general-purpose applications
- Suitable for use with optional external RF stage, either MOS or bipolar
supplies the second IF amplifier, the AGC and tuning meter circuits and may also be used with any other stage. The CA3088E features four independent transistor amplifiers, each incorporating internal biasing for temperature tracking. These amplifiers are particularly useful in generalpurpose amplifier, oscillator, and detector applications in a wide variety of equipment designs.
The CA3088E utilizes a 16 -lead dual-in-line plastic package and operates over an ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

[^58]MAXIMUM RATINGS, Absolute Maximum Values, at $T_{A}=25^{\circ} \mathrm{C}$


ELECTRICAL CHARACTERISTICS, at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}^{+}=12 \mathrm{~V}$.

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS |  | TYPICAL VALUES | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TEST CIRCUIT FIG. NO. |  |  |
| Static (DC) Characteristics |  |  |  |  |  |
| DC Voltages: |  |  | 1 |  |  |
| Terms. 1, 4, 9, 11 | $\mathrm{V}_{1}, 4,9,11$ |  |  | 0.7 | V |
| Terms. 2, 7, 8 | $\mathrm{V}_{2}, 7,8$ |  |  | 1.4 | V |
| Term. 10 | $\mathrm{V}_{10}$ |  |  | 5.6 | V |
| Term. 12 | $\mathrm{V}_{12}$ |  |  | 0 | V |
| Term. 15 | $\mathrm{V}_{15}$ |  |  | 3.5 | V |
| DC Current: <br> Term. 3 | 13 |  | 1 | 0.35 | mA |
| Term. 6 | 16 |  |  | 1.0 | mA |
| Term. 10 | $\mathrm{I}_{10}$ |  |  | 20 | mA |
| Term. 13 | 113 |  |  | 0 | mA |
| Term. 16 | '16 |  |  | 1.2 | mA |
| Dynamic Characteristics |  |  |  |  |  |
| Detector Output |  | 30\% Modulation | 4 | 75 | mV RMS |
| Audio Amplifier Gain | AAF | $\mathrm{f}=1 \mathrm{kHz}$ | 4 | 30 | dB |
| Audio Distortion |  | $\mathrm{V}_{\text {OUT }}=100 \mathrm{mV}$ | 4 | 0.2 | \% |
| Sensitivity: <br> At Converter Stage Input |  | $\begin{aligned} & \mathrm{f} / \mathrm{N}=1 \mathrm{MHz} \\ & \text { Signal-to-Noise Ratio }(\mathrm{S} / \mathrm{N})=20 \mathrm{~dB} \end{aligned}$ | 2 | 200 | $\mu \mathrm{V} / \mathrm{m}$ |
| At RF Stage Input |  |  | 4 | 100 | $\mu \mathrm{V} / \mathrm{m}$ |
| Total Harmonic Distortion | THD | 30\% Modulation | 4 | 1.0 | \% |
| Input Resistance: <br> At Transistor Q1 | RIN | No AGC. Input signal frequency$(f(N)=1 M H z$ |  | 3500 | $\Omega$ |
| At Transistor 05 |  |  |  | 2000 | $\Omega$ |
| Input Capacitance: <br> At Transistor Q1 | Cin |  |  | 17 | pF |
| At Transistor 05 |  |  |  | 12 | pF |
| Feedback Capacitance: <br> At Transistor 01 | $\mathrm{C}_{\text {FB }}$ |  |  | 1.5 | pF |
| At Transistor 05 |  |  |  | 1.5 | pF |



Fig. 1-Test circuit for DC characteristics.

## Linear Integrated Circuits

## CA3088E



Fig.2-Functional block diagram of the CA3088E.


Fig.3-Schematic diagram of the CA3088E.


Fig.4-Typical AM broadcast receiver using the CA3088E with optional RF amplifier stage.

## CA3089E



# FM IF System 

For FM IF Amplifier Applications in High-Fidelity, Automotive, and Communications Receivers

Includes---IF Amplifier, Quadrature Detector, AF Preamplifier, and Specific Circuits for AGC, AFC, Muting (Squelch), and Tuning Meter

## Features:

- Exceptional limiting sensitivity: $12 \mu \mathrm{~V}$ typ. at -3 dB point
- Low distortion: 0.1\% typ.
(with double-tuned coil)
- Single-coil tuning capability

RCA-CA3089E is a monolithic integrated circuit that provides all the functions of a comprehensive FM-IF system. Fig. 1 is a block diagram showing the CA3089E features, which include a three-stage FM-IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.
The advanced circuit design of the IF system includes desirable deluxe features such as delayed AGC for the RF tuner, and AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power supply regulators maintain a nearly constant current drain over the voltage supply range of +8.5 to +16 volts.

- High recovered audio: 400 mV typ.
- Provides specific signal for control of interchannel muting (squelch)
- Provides specific signal for direct drive of a tuning meter
- Provides delayed AGC voltage for RF amplifier
- Provides a specific circuit for flexible AFC
- Internal supply-voltage regulators

The CA3089E is ideal for high-fidelity operation. Distortion in a CA3089E FM-IF System is primarily a function of the phase linearity characteristic of the outboard detector coil. .
The CA3089E utilizes the 16 -lead dual-inline plastic package and can operate over the ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.


## MAXIMUM RATINGS, Absolute Maximum Values



ELECTRICAL CHARACTERISTICS, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}+=12$ Volts (See Figs. 5 and 6)

| CHARACTERISTIC | TEST CONDITIONS |  | LIMITS |  |  | U <br> $N$ <br> U <br> T <br> S |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Static (DC) Characteristics |  |  |  |  |  |  |
| Quiescent Circuit Current | No signal input, Non muted |  | 16 | 23 | 30 | mA |
| DC Voltages: <br> Terminal 1 (IF Input) |  |  | 1.2 | 1.9 | 2.4 | V |
| Terminal 2 (AC Return to Input) |  |  | 1.2 | 1.9 | 2.4 | V |
| Terminal 3 (DC Bias to Input) |  |  | 1.2 | 1.9 | 2.4 | V |
| Terminal 6 (Audio Output) |  |  | 5.0 | 5.6 | 6.0 | V |
| Terminal 10 (DC Reference) |  |  | 5.0 | 5.6 | 6.0 | V |
| Dynamic Characteristics |  |  |  |  |  |  |
| Input Limiting Voltage ( -3 dB point), $v_{1}(\mathrm{lim})$ | - | $\mathrm{f}_{\mathrm{O}}=$ | $\frac{-}{45}$ | 12 | 25 | $\mu \mathrm{V}$ |
| AM Rejection (Term. 6), AMR | $\begin{gathered} V_{I N}=0.1 \mathrm{~V}, \\ \text { AM Mod. }=30 \% \end{gathered}$ |  |  | 55 | - | dB |
| Recovered AF Voltage (Term. 6) $\mathrm{V}_{\mathrm{O}}$ (AF) | $V_{\text {IN }}=0.1 \mathrm{~V}$ |  | 300 | 400 | 500 | mV |
| ```Total Harmonic Distortion, THD:* Single Tuned (Term. 6)``` |  | 10.7 MHz , <br> $\mathrm{f}_{\text {mod }}=$ <br> 400 Hz , <br> Deviation $=$ <br> $\pm 75 \mathrm{kHz}$ | - | 0.5 | 1.0 | \% |
| Double Tuned (Term. 6) |  |  | - | 0.1 | - | \% |
| Signal plus Noise to Noise Ratio (Term. 6) |  |  | 60 | 67 | - | dB |

* THD characteristics are essentially a function of the phase characteristics of the network connected between terminals 8,9, and 10.


Fig. 2 - AFC characteristics (current at Term.7) as a function of change in frequency. (See test circuit Fig. 5.)


Fig. 3 - Muting action, tuner A GC, and tuning meter output as a function of input signal voltage. (See test circuit Fig.5.)

## Linear Integrated Circuits

## CA3089E



Fig. 4 - Schematic diagram of the CA3089E (cont'd on next page).

Radio Circuits
CA3089E


Fig. 4 - Schematic diagram of the CA3089E (cont'd from previous page).

## Linear Integrated Circuits

## CA3089E


all resistance values are in ohms
-L TUNES WITM 100 PF (C) AT 107 MHz
Qo(unloadeolats (G I automatic mfg div ex 2274 or equivalent)

Fig. 5 - Test circuit for CA3089E using a singletuned detector coil.

all resistance values are in ohms
*T PRI - Q (UNLOADEDIZ 75 (TUNES WITH 100 DF (CI) 20, OF 34 e ON $7 / 32^{\prime \prime}$ DIA FORM
 Q(PERCENT OF CRITICAL COUPLING) ミ $70 \%$
(ADJUSTED FOR COIL VOLTAGE VC) $=150 \mathrm{mV}$
above values permit proper operation of mute (souelch) circuit
'E" TYPE SLUGS, SPACING 4 mm .
Fig. 6 - Test circuit for CA3089E using a doubletuned detector coil.


REת CA 3089 IF 5

a) Bottom view of printed-circuit board.

b) Component side - top view.

92Cs 30376
Fig. 7 - Actual size photographs of the CA3089E and outboard components mounted on a printed-circuit board.


Performance data at $f_{0}=98 \mathrm{MHz}, \mathbf{f}_{\mathbf{M O D}}=400 \mathrm{~Hz}$,
Deviation $= \pm 75 \mathrm{kHz}$ :
-3dB Limiting Sensitivity
20dB Quieting Sensitivity 30 dB Quieting Sensitivity . ... . $1.5 \mu \mathrm{~V}$ (Antenna Leve!)

Fig. 8 - Typical FM tuner using the CA3089E with a single-tuned detector coil.

## Linear Integrated Circuits

CA3123E


# AM Radio Receiver Subsystem 

Includes RF Amplifier, IF Amplifier, Mixer, Oscillator, AGC Detector, and Voltage Regulator

## Features:

- Low-noise, low- $\mathbf{R}_{\mathrm{b}}{ }^{\prime}$ rf stage in cascode connection eliminates Miller-Effect regeneration and allows controlled power rise by the choice of external components
- Mixer-oscillator stage with internal feedback eliminates need for tapped or multi-winding oscillator coils

The CA3123E* is a monolithic silicon integrated circuit that provides an rf amplifier, if amplifier, mixer, oscillator, AGC detector, and voltage regulator on a single chip. It is intended for use in super-heterodyne AM radio receiver applications particularly in automobiles. The CA3123E is supplied in a 14 -lead dual-in-line plastic package and operates over the temperature range of $-55^{\circ}$ to $125^{\circ} \mathrm{C}$.

* Formerly RCA Dev. No. TA6155
- Cascode if amplifier with controlled output impedance and negligible Miller Effect eliminates regeneration and selectivity skewing
- Frequency-counter AGC circuit allows control of AGC response by selection of the coupling capacitor
- Integral regulation with built-in surge protection
- Separately accessible amplifiers

| DC SUPPLY VOLTAGE: |  |
| :---: | :---: |
| At Terminal No. $3\left(\mathrm{~V}^{+}\right.$) | 9 V |
| At Terminal No. 6 (1F Output) | 40 V |
| At Terminal No. 13 (RF Output) | 20 V |
| At Terminal No. 14 (Mixer Output) | 20 V |
| DC CURRENT: |  |
| Into Terminal No. $3\left(\mathrm{~V}^{+}\right.$) | 35 mA |
| DEVICE DISSIPATION: |  |
| Up to $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ | 750 mW |
| Above $T_{A}=55^{\circ} \mathrm{C}$. | derate linearly $6.67 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| AMBIENT TEMPERATURE RANGE: |  |
| Operating | -55 to $+125^{\circ} \mathrm{C}$ |
| Storage | -65 to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (During Soldering) : |  |
| At distance $1 / 16^{\prime \prime} \pm 1 / 3^{\prime \prime}$ |  |
| $(1.59 \mathrm{~mm} \pm 0.79 \mathrm{~mm})$ |  |
| from case for 10 s max. | $265^{\circ} \mathrm{C}$ |



ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$


## Linear Integrated Circuits

## CA3123E



Fig. 2-Schematic diagram of CA3123E.


| Transformer | Symbol | Frequency | Inductance $\mu \mathrm{h}$ ( $\approx$ | $\begin{aligned} & \text { Capacitance } \\ & \text { pF } \approx=1 \end{aligned}$ | $0$ | Total Turns To Tap Turns Ratio | Coupling |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| First IF: Primary | $\mathrm{T}_{2}$ | 262 kHz | $\begin{aligned} & 2840 \\ & 2840 \end{aligned}$ | 130 | 60 | none | $\begin{gathered} \text { critical } \\ \approx 0.017 \approx 1 / \mathrm{Q} \end{gathered}$ |
| Secondary |  |  |  |  | 60 | $\text { or } \begin{aligned} & 30: 1 \\ & 31: 1 \end{aligned}$ |  |
| Second IF: | $\mathrm{T}_{3}$ | 262 kHz | $\begin{aligned} & 2840 \\ & 2840 \end{aligned}$ | 130 | 60 | 8.5:1 | $\begin{gathered} \text { critical } \\ \approx 0.017 \approx 1 / \mathrm{Q} \\ \hline \end{gathered}$ |
| Primary |  |  |  |  |  |  |  |
| Secondary |  |  |  | 130 | 60 |  |  |
| Antenna: Primary | $\mathrm{T}_{1}$ | 1 MHz | 195 | $\left(C_{1}\right)-130$ | 65 |  |  |
| Secondary |  | Adjusted to an impedance of $75 \Omega$ with primary resonant at 1 MHz . Coupling should be as tight as practical Wire should be would around end of coil away from tuning core. |  |  |  |  |  |
| Coils | $L_{1}$ | $\begin{gathered} 7.9 \mathrm{MHz} \\ 1 \mathrm{MHz} \\ 1.262 \mathrm{MHz} \end{gathered}$ | $\begin{gathered} 6 \\ 55 \\ 41 \end{gathered}$ |  | 50 |  |  |
|  | $\mathrm{L}_{2}$ |  |  |  | 50 |  |  |
|  | $\mathrm{L}_{3}$ |  |  |  | 40 |  |  |

Fig. 3- Schematic diagram of AM radio receiver using CA3123E.

TYPICAL CHARACTERISTICS


Fig. 4- Control of RF stage by signal into Terminal No. 5.


Fig. 5- Test circuit for Fig. 4.

PERFORMANCE CHARACTERISTICS IN CIRCUIT OF FIG. 3


## Linear Integrated Circuits

## CA3189E



## FM IF System

Includes IF Amplifier, Quadrature Detector, AF Preamplifier, and Specific Circuits for AGC, AFC, Tuning Meter, DeviationNoise Muting, and ON Channel Detector<br>For FM IF Amplifier Applications in High-Fidelity, Automotive, and Communications Receivers

## Features:

- Exceptional limiting sensitivity: $12 \mu V$ typ. at $-3 d B$ point
- Low distortion: $0.1 \%$ typ. (with double-tuned coil)
- Single-coil tuning capability
- Improved S + N/N Ratio
- Externally programmable recovered audio level
- Provides specific signal for control of interchannel muting (squelch)

Provides specific signal for direct drive of a tuning meter

- On channel step for search control
- Provides programmable AGC voltage for RF amplifier
- Provides a specific circuit for flexible audio output
- Internal supply-voltage regulators
- Externally programmable "on" channel step width, and deviation at which muting occurs

The RCA-CA3189E* is a monolithic intergrated circuit that provides all the functions of a comprehensive FM-IF system. Fig. 1 shows a block diagram of the CA3189E, which includes a three-stage FM-IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.
The advanced circuit design of the IF system includes desirable deluxe features such as programmable delayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power-supply regulators maintain a nearly constant current drain over the voltage supply range of +8.5 to +16 volts.

The CA3189E is ideal for high-fidelity operation. Distortion in a CA3189E FM-IF System is primarily a function of the phase linearity characteristic of the outboard detector coil. The CA3189E has all the features of the CA3089E plus additions. See CA3189E features compared to the CA3089E in Table I.
The CA3189E utilizes the 16 -lead dual-in-line plastic package and can operate over the ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
*Formerly Developmental Type No. TA10038.

MAXIMUM RATINGS, Absolute-Maximum Values at $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ :


ELECTRICAL CHARACTERISTICS, at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=12$ Volts

| CHARACTERISTIC | SYMBOL | TEST CONDITIONS |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Circuit or Fig. No. | Min. | Typ. | Max. |  |
| Static (DC) Characteristics |  |  |  |  |  |  |  |  |
| Quiescent Circuit Current | ${ }^{1} 11$ | No signal input, Non muted |  | 3,4 | 20 | 31 | 40 | mA |
| DC Voltages: <br> Terminal 1 (IF Input) | $\mathrm{V}_{1}$ |  |  | 1.2 | 1.9 | 2.4 | V |  |
| Terminal 2 (AC Return to Input) | $\mathrm{V}_{2}$ |  |  | 1.2 | 1.9 | 2.4 | V |  |
| Terminal 3 (DC Bias to Input) | $\mathrm{V}_{3}$ |  |  | 1.2 | 1.9 | 2.4 | V |  |
| Terminal 15 (RF AGC) | $\mathrm{V}_{15}$ |  |  | 7.5 | 9.5 | 11 | V |  |
| Terminal 10 (DC Reference) | $V_{10}$ |  |  | 5 | 5.6 | 6 | V |  |
| Dynamic Characteristics |  |  |  |  |  |  |  |  |
| Input Limiting Voltage ( -3 dB point) | $V_{1}(\mathrm{lim})$ |  | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=10.7 \\ & \mathrm{MHz}, \end{aligned}$ |  | 3,4 | - | 12 | 25 | $\mu \mathrm{V}$ |
| AM Rejection (Term. 6) | AMR | $V_{1 N}=$ <br> 0.1 V , <br> AM Mod. $=30 \%$ |  |  |  | 45 | 55 | - | dB |
| Recovered AF <br> Voltage (Term. 6) | $V_{0}(A F)$ |  |  |  |  | 325 | 500 | 650 | mV |
| Total Harmonic <br> Distortion:* <br> Single Tuned (Term. <br> 6) | THD | $\begin{aligned} & V_{1 N}= \\ & 0.1 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & f_{\text {mod }}= \\ & 400 \mathrm{~Hz}, \end{aligned}$ |  | 3 | - | 0.5 | 1 | \% |
| Double Tuned <br> (Term. 6) | THD |  | Deviation$\pm 75 \mathrm{kHz}$ |  | 4 | - | 0.1 | - | \% |
| Signal plus Noise to Noise Ratio (Term. 6) | $\mathrm{S}+\mathrm{N} / \mathrm{N}$ |  |  | 3,4 | 65 | 72 | - | dB |
| Deviation Múte Frequency | ${ }^{\text {f }}$ DEV. |  | $\mathrm{f}_{\text {mod. }}=0$ | 3,6,7 | - | $\pm 40$ | - | kHz |
| RF AGC Threshold | $\mathrm{V}_{16}$ |  |  | 3,4 | - | 1.25 | - | $\checkmark$ |
| On Channel Step | $V_{12}$ | $\begin{aligned} & V_{1 N}= \\ & 0.1 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{DEV} .}< \\ & \pm 40 \mathrm{kHz} \end{aligned}$ | 3 | - | 0 | - | V |
|  |  |  | $\begin{aligned} & \text { fDEV. }> \\ & \pm 40 \mathrm{kHz} \end{aligned}$ |  | - | 5.6 | - |  |

* THD characteristics are essentially a function of the phase characteristics of the network connected between terminals 8,9 , and 10 .


## Linear Integrated Circuits

## CA3189E



Fig. 1 - Block diagram of the CA3189E.


Fig. 2 - Schematic diagram of the CA3189E (cont'd on next page).

TABLE I-CA3189E Features Compared to CA3089E

| FEATURES | CA3189E | CA3089E |
| :---: | :---: | :---: |
| Low Limiting Sensitivity ( $12 \mu \mathrm{~V}$ typ.) | Yes | Yes |
| Low Distortion | Yes | Yes |
| Single-coil Tuning Capability . | Yes | Yes |
| Programmable Audio Level | Yes | No |
| S/N Mute | Yes | Yes |
| Deviation Mute . . | Yes | No |
| Flexible AFC | Yes | Yes |
| Programmable AGC Threshold and Voltage | Yes | No |
| Typical S + N/N>70 dB . . . . . | Yes | No |
| Meter Drive Voltage Depressed at VeryLow Signal Levels | Yes | No |
| On-Channel Step Control Voltage . | Yes | No |



Fig. 2 - Schematic diagram of the CA3189E (cont'd from previous page).

## Linear Integrated Circuits

## CA3189E



* ALL RESISTANCE VALUES ARE IN OHMS
*L TUNES WITH 100 pF (C) AT 10.7 MHz
$Q_{0}$ (UNLOADED) $\because 75$ (TOKO No. KACS K586HM OR EQUIVAL.ENT)
** $\mathrm{C}=0.01 \mu$ F FOR $50 \mu \mathrm{~s}$ DEEMPHASIS (EUROPE)
$=0.015 \mu \mathrm{~F}$ FOR $75 \mu$ S DEEMPHASIS (USA)
92CM-29953
Fig. 3 - Test circuit for CA3189E using a singletuned detector coil.

all resistance values are in ohms
*T. PRI. - Q (UNLOADED) 75 (TUNES WITH 100 pF (CI) 20 OF 34 e ON 7/32" DIA FORM
SEC. $-Q_{0}$ (UNLOADED) $\cong 75$ (TUNES WITH 100 pF (C2) 20 OF 34 e ON 7/32" DIA FORM
kQ(PERCENT OF CRITICAL COUPLING) $\cong 70 \%$
(ADJUSTED FOR COIL VOLTAGE $V_{C}$ ) $=150 \mathrm{mV}$
ABOVE VALUES PERMIT PROPER OPERATION OF MUTE (SQUELCH) CIRCUIT
"E" TYPE SLUGS,SPACING 4 mm
** $\mathrm{C}=001 \mu \mathrm{~F}$ FOR $50 \mu \mathrm{~s}$ DEEMPHASIS (EUROPE)
$=0.015 \mu$ F FOR $75 \mu \mathrm{~S}$ DEEMPHASIS (USA)
Fig. 4 - Test circuit for CA3189E using a double tuned detector coil.


Fig. 5 - Muting action, tuner AGC, and tuning meter output as a function of input signal voltage.


Fig. 6-AFC characteristics (current at Term. 7 as a function of change in frequency).


Fig. 7 - Deviation mute threshold as a function of load resistance (between Term. 7 and Term. 10).


Fig. 8 - Typical limiting and noise characteristics.


Fig. 9 - Complete FM IF system for high-quality receivers.

## Linear integrated Circuits

CA3209E


# FM-IF System 

For Search and Scan

## Features:

- Exceptional limiting sensitivity:
$12 \mu V$ typ. at $-3 d B$ point
- Exceptiona/ temperature stability of tuning and stop-pulse window
- Single-coil tuning capability
- Externally programmable stoppulse window width
- Programmable level for AGC action
- Forward AGC for pin-diode or bipolar rf amplifier
- Required input level to generate a stop-pulse is programmable

The RCA CA3209E ${ }^{\circ}$ is a monolithic integrated circuit that provides all the functions of a comprehensive FM-IF system. It is intended for use in FM-IF amplifier applications in high-fidelity, automotive, and communications receivers where the synthesizer counter can be controlled by a stoppulse for scan and search operation.
${ }^{\bullet}$ Formerly Developmental Type No. TA10493B


Fig. 1-Block diagram of CA3290E.

The advanced circuit design of the if system includes desirable deluxe features such as delayed AGC for the if tuner, and an output signal to drive a tuning meter and/or provide stereo switching logic control of stop pulse and AGC thyristors. In addition, internal power supply regulators maintain a nearly constant current drain over the voltage supply range of +8.5 to +16 volts.

The CA3209E is ideal for high-fidelity operation. Distortion in a CA3209E FM-IF System is primarily a function of the phase linearity characteristic of the outboard detector coil.
The CA3209E utilizes the 16 -lead dual-in-line plastic package and can operate over the ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

MAXIMUM RATINGS,Absolute-Maximum Values:
DC SUPPLY VOLTAGE: ..... 16 V
Between terminals 11 and 4 ..... 16 V
Between terminals 11 and 14 ..... 2 mA
DC CURRENT (Out of Terminal 15)735 mW
Up to $T_{A}=85^{\circ} \mathrm{C}$
Above $T_{A}=85^{\circ} \mathrm{C}$ arly $11.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$735 mWAMBIENT TEMPERATURE RANGE:-40 to $+85^{\circ} \mathrm{C}$
Operating -65 to $+150^{\circ} \mathrm{C}$StorageLEAD TEMPERATURE (During Soldering):$+265^{\circ} \mathrm{C}$At distance not less than $1 / 32^{\prime \prime}(0.79 \mathrm{~mm})$ from case for 10 seconds max.

ELECTRICAL CHARACTERISTICS at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}+=\mathbf{1 2}$ Voits (See Fig. 3 for Test Circuit)

| CHARACTERISTIC | TEST CONDITIONS | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |
| Static (DC) Characteristics |  |  |  |  |  |
| Quiescent Circuit Current |  | 20 | 31 | 44 | mA |
| DC Voltages: |  | 1.2 | 1.9 | 2.4 | V |
| $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3}$ |  | 4.9 | 1.6 | 6.1 | V |
| $\frac{V_{10}}{V_{15}}$ | $\mathrm{V}_{16}=0 \mathrm{~V}$ | - | 0.005 | 0.4 | V |
| V15 $V_{15}$ | $\mathrm{V}_{16}=1.4 \mathrm{~V}$ | 4.1 | 5.1 | 5.6 | V |
| V15 | $V_{15}=1-2 \mathrm{~V}$ | - | $\frac{1.22}{5}$ | - 6 |  |
| $\checkmark 12$ | $\mathrm{V}_{5} \leqq 0.24 \mathrm{~V}$ | 4.3 | 5.7 | 6.6 | V |
| V12 | $\mathrm{V}_{5} \geqq 0.53 \mathrm{~V}$ | - | 0.06 | 0.4 | V |
| $V_{5}$ to cause transition of trigger |  | - | 0.45 | - | V |
| ( $\mathrm{V}_{12}$ ) high to low |  |  |  |  |  |
| $V_{5}$ to cause transition of trigger $\left(V_{12}\right)$ low to high |  | - | 0.40 | - | V |
| Dynamic Characteristics |  |  |  |  |  |
| Input Limiting Voltage |  | - | 12 | 25 | $\mu \mathrm{V}$ |
| $\frac{(-3 \mathrm{~dB} \text { point) }}{\text { Recovered Audio }}$ Voltage | 400 Hz Input $\geqq 1 \mathrm{mV}$ $\pm 75 \mathrm{kHz}$ Deviation | 350 | 520 | 700 | mV |
| Frequency Window $\quad \mathrm{V}_{5}=0.6 \mathrm{~V}$ | $\mathrm{R}_{7}-10=5.1 \mathrm{~K}$ | 70 | 120 | 200 | kHz |
| of Stop Pulse Input $=100 \mu \mathrm{~V}$ | $\mathrm{R}_{7}-10=8.2 \mathrm{~K}$ | 45 | 75 | 125 | \% |
| AM Rejection |  |  | . 65 | 1.0 | dB |
|  | $\frac{30 \% \text { AM } 100 \mathrm{mV} \text { Input }}{}$ | 50 | 65 | - |  |
| S/N Ratio ** | 100 mV Input | 70 | 80 | - | dB |
|  | $100 \mu \mathrm{~V}$ Input | 55 | 65 | - |  |
| $\mathrm{V}_{13}$ | No Signal | 0 | 0.2 | 0.8 | V |
|  | $100 \mu \mathrm{~V}$ Input | 1.4 | 2.2 | 3.2 |  |
|  | 100 mV Input | 4.9 | 6.5 | 8.5 |  |

*THD characteristics are essentially a function of the phase characteristics of the network connected between terminals 8, 9, and 10.
** Measured with a $30-\mathrm{kHz}$ low-pass filter ( -3 dB at $30 \mathrm{kHz}, 18 \mathrm{~dB} /$ octave).

## Linear Integrated Circuits

## CA3209E



Fig. 2 - Schematic diagram of CA3209E
(continued on next page).


Fig. 2 - Schematic diagram of CA3209E
(continued from previous page).

## Linear Integrated Circuits

CA3209E


ALL CAPACITORS IN $\mu$ F UNLESS SPECIFIED
92CS-33057RI
Fig. 3-Test circuit.

# MOS/FET Devices <br> Technical Data 

# RCA MOSFETs (MOS Insulated-Gate Field-Effect Transistors) RCA MOSFET Story 

RCA MOS insulated-gate field-effect transistors are N -channel, depletion-type silicon devices, and are available in both singlegate and dual-gate types. Both types offer the advantages of extremely high input resistance, low input capacitance, very low feedback capacitance, high forward transconductance, and low noise at very high frequencies. Because of their insulatedgate construction, these devices have extremely low leakage currents which are relatively insensitive to temperature variations. In addition, their drain currents have a negative temperature coefficient which
makes "thermal runaway" virtually impossible.
The extremely high input resistance of RCA MOS transistors permits the use of simple biasing techniques. It also makes these devices capable of handling relatively large positive and negative input-signal excursions without degradation of input impedance due to diode-current loading. Because of this capability, MOS transistors have considerably greater dynamic ranges than junction-type field-effect transistors and bipolar transistors of comparable ratings, and can provide superior perform-
ance in amplifier circuits utilizing automatic gain control. Furthermore, the extremely high input resistances of these devices impose virtually no loading on AGC voltage sources.
In addition to the features described above, RCA MOS transistors are notably superior to other solid-state devices in cross-modulation characteristics, and in their relative freedom from spurious responses. These transistors are also characterized by zero offset voltage-a feature which makes them especially desirable for chopper applications.

## Applications

RCA Single-Gate MOS Transistors provide outstanding performance in applications requiring extremely high input impedance. They are also capable of providing high power gains at frequencies up to approximately 250 MHz . Typical applications for these devices include

rf-amplifier, mixer, and oscillator service in mobile and fixed communications equipment and in home entertainment equipment, and as audio and wide-band amplifiers, variable attentuators, choppers, and current limiters in industrial instrumentation and control equipment. RCA single-gate MOS transistors also feature a separate terminal permitting connection to the bulk (substrate).

RCA Dual-Gate MOS Transistors feature a series arrangement of two separate channels, each channel having an independent control gate. This arrangement
results in substantially lower feedback capacitance, greater gain, remote AGC capability in rf-amplifier applications, substantially better cross-modulation characteristics and lower spurious response than are provided by single-gate types. The availability of two independent control gates also offers unique advantages for chopper, clipper, and gated-amplifier service, and for applications involving the combination of two or

more signals, such as mixers, product detectors, color demodulators, and balanced modulators.

RCA Dual-Gate-Protected RF MOS Transistors incorporate back-to-back diodes for each gate within the same silicon MOSFET pellet. The major technical challenge in the development of these new MOSFETs was that gate protection must not significantly degrade the RF
performance. Special back-to-back diodes were developed as the answer to this objective.
The back-to-back diodes are diffused directly into the MOS pellet and are electronically connected between each insulated gate and the FET's source; this arrangement permits the device to handle a wide dynamic signal swing and still provide excellent RF performance. The low junction capacitance of the diodes adds little to the total capacitance shunting the gate. Furthermore, the resistive components of these diodes are such that they do not materially affect the overall noise performance of the unit.


The net result is a MOSFET which protects against static discharge during handling operations without the need for external shorting mechanisms, protects against in-circuit transients, and is more rugged than any other solid-state amplifier providing comparable performance.

## RCA MOSFETs（MOS Insulated－Gate Field－Effect Transistors）



Dual Gate with gate protection

## RCA Single－gate and duai－gate MOSFETs offer these features and benefits to the designer：

－Extremely high input resistance－imposes virtually no loading on AGC voltage source
－Very low feedback capacitance
－High forward transconductance
－Wide dynamic range－handle positive and negative input－signal excursions without diode－current loading
－Wide AGC range
－Virtually no AGC power required
－Very low gate leakage current－relatively insensitive to temperature variations
－Negative temperature coefficient of drain current－makes＂thermal runaway＂virtually impossible
－Zero offset voltage－especially desirable for chopper applications
－Bulk（substrate）terminal available on all single－gate types
－Substantially better cross－modulation characteristics and lower spurious response than junction－type FET＇s and bipolar transistors
－Operating－temperature range，all types：-65 to $+175^{\circ} \mathrm{C}$

## RCA Dual－gate MOSFETs offer these additional features

－Extremely low feedback capacitance
－Reduced oscillator feedthrough
－Higher frequency capabilities
－Exceptionally high forward transconductance
－Higher vhf power gain
－No neutralization required
－Increased gain reduction with AGC
－Cross－modulation characteristics actually improve as device approaches cutoff
－Unique advantages for mixer，product－detector，remote gain control，color－demodulator， balanced－modulator，chopper，clipper，and gated－amplifier applications
－Can function as a triode equivalent device when the two gates are connected to a single terminal

## Quick－Seiection Guide

| Application | Industrial Types |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Consumer Types |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Single－Gate |  |  |  |  |  |  |  |  | Dual－ Gate |  |  | Dual－ Gate Pro－ tected |  |  | Single－ Gate |  |  | Dual－Gate |  |  |  |  | Dual－Gate Protected |  |  |  |  |  |  |  |  |  |  |  |
|  | $\frac{\underset{\sim}{\infty}}{\underset{\sim}{2}}$ | $\left\lvert\, \begin{aligned} & \infty \\ & \\ & 2 \\ & n \end{aligned}\right.$ | － | $\frac{N}{2}$ | $\frac{m}{2}$ | $\frac{N}{2}$ | $\frac{n}{2}$ |  | $\frac{ \pm}{2}$ | $\frac{0}{\dot{q}}$ | $\frac{\underset{\sim}{j}}{\frac{-}{2}}$ | $\begin{aligned} & \mathrm{i} \\ & \frac{1}{2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \frac{\infty}{\infty} \\ & \frac{2}{m} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{O} \\ & \mathrm{~N} \\ & \text { Z } \\ & \text { n } \end{aligned}$ | $\begin{aligned} & \frac{\pi}{\infty} \\ & 8 \\ & 8 \end{aligned}$ | $\begin{gathered} \mathbb{4} \\ \mathbf{~} \\ \mathbf{~} \\ \hline 寸 \end{gathered}$ | 4 <br>  <br> 0 <br>  <br>  | $\begin{aligned} & 4 \\ & 8 \\ & 0 \\ & 0 \\ & 0 \\ & 寸 \end{aligned}$ | 8 <br> 8 <br>  | $\begin{aligned} & \overline{8} \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { N } \\ & 0 \\ & \hline 0 \\ & \vdots \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \\ & 8 \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \underset{\sim}{\mathbf{N}} \\ & \underset{M}{2} \end{aligned}$ | $\begin{aligned} & 0 \\ & \stackrel{N}{N} \\ & \lambda_{0} \end{aligned}$ | $\begin{aligned} & \stackrel{8}{0} \\ & \lambda_{2} \end{aligned}$ | $\begin{aligned} & n \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{gathered} \underset{\sim}{N} \\ \underset{N}{2} \end{gathered}$ | $\begin{aligned} & N \\ & \stackrel{N}{N} \\ & \underset{N}{n} \end{aligned}$ | $\begin{aligned} & m \\ & \sum_{n} \\ & m \end{aligned}$ | $\left\lvert\, \begin{gathered} \underset{\sim}{2} \\ \mathbf{\infty} \\ \dot{寸} \\ \hline \end{gathered}\right.$ | $\begin{array}{\|c} \bar{\sim} \\ 0 \\ 0 \\ \dot{寸} \end{array}$ | N | N | － |
| RF Amplifier，Mixer | $\square$ |  |  | $\square$ | $\square$ | $\square$ |  |  | $\square$ | $\square$ | － | $\square$ | － | $\square$ | $\square$ | － | － | $\square$ | $\square$ | $\square$ | － | － | $\square$ | － | $\square$ | $\square$ | － | $\square$ | $\square$ | $\square$ | － | $\square$ | $\square$ | － | $\square$ |
| Chopper |  | $\square$ |  |  |  |  | － | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\square$ |
| General－Purpose Amplifier |  |  | $\square$ | $\square$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\square$ |  |  |  |  |  |  |  |  |  |  |  |  |  | $\square$ |
| Oscillator | $\square$ |  | $\square$ | $\square$ | $\square$ | $\square$ |  |  | $\square$ | － | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | － | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | － | $\square$ | $\square$ | $\square$ | － | $\square$ | $\square$ |
| Low－Noise |  |  |  |  |  | － |  |  |  |  |  | $\square$ | $\square$ | － |  |  |  |  |  |  |  |  |  | $\square$ | $\square$ |  |  | $\square$ | $\square$ |  |  |  |  |  |  |
| Low－Leakage |  | $\square$ |  |  |  |  |  | － |  | － | $\square$ | $\square$ |  |  |  |  |  |  | $\square$ | $\square$ | $\square$ | － | － |  |  |  |  |  |  |  |  |  |  |  |  |
| High－Gain |  |  |  |  |  | － |  |  |  | － |  | － | $\square$ | $\square$ |  |  |  |  |  |  |  |  |  | $\square$ | $\square$ | $\square$ |  | $\square$ | $\square$ | $\square$ |  |  |  |  |  |
| Gain－Controlled |  |  |  |  |  |  |  |  |  | － | － | － | $\square$ | $\square$ | $\square$ |  |  |  | $\square$ | $\square$ | $\square$ | $\square$ | － | － | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\square$ | $\pm$ | － | $\cdots$ | － | $\square$ |
| Premium－Performance |  |  |  |  |  | $\square$ |  |  |  |  |  | $\square$ | $\square$ | $\square$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Linear Integrated Circuits

## RCA MOSFETs (MOS Insulated-Gate Field-Effect Transistors) <br> RCA MOSFETs for RF application and for instrumentation, chopper, and control application in industrial and military equipment

| Description and Application |  |  |  | Absolute Maximum Ratings\# At $T_{A}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RCA Type | Description | Usable Frequency Range MHz | Circuits and End-Use Equipment | Drain-toSource Volts VDS |  | Gate 1-toSource Volts VG1S |  | Gate 2-to- <br> Source <br> Volts <br> $V_{G 2 S}$ |  |
|  |  |  |  | Neg . | Pos. | DC | $\begin{aligned} & \text { Peak } \\ & A C \end{aligned}$ | DC | $\begin{array}{\|c} \hline \text { Peak } \\ \text { AC } \end{array}$ |
| SINGLE-GATE DEVICES ${ }^{\text {¹ }}$ |  |  |  |  |  |  |  |  |  |
| For RF Applications |  |  |  |  |  |  |  |  |  |
| 3N128 | High-Gain, Low-Noise RF Amplifier, IF Amplifier, Oscillator | to 250 | High-Impedance Timing Circuits, Detectors, Frequency Multipliers, Phase Splitters, Pulse Stretchers, VoltageControlled Attenuators Electrometer Amplifiers, High-Impedance Differential Amplifiers in <br> VHF Fixed and Mobile Communications Equipment and for Instrumentation and Navigation | 0 | +20 | +1 to -8 | $\pm 15$ | - | - |
| 3N139 | High-Gain RF Amplifier, Video Amplifier , IF Amplifier For Use With High Drain Supply Voltage ( +35 V max.) | to 250 |  | 0 | +35 | $\pm 10$ | $\pm 14$ | -- | - |
| 3N142 | High-Gain Low-Noise RF, Amplifier and Oscillator | to 175 |  | 0 | +20 | $\begin{array}{r}+1 \\ \text { to } \\ -8 \\ \hline\end{array}$ | $\pm 15$ | - | - |
| 3N143 | Mixer and Oscillator | to 250 |  | 0 | +20 | +1 to -8 -8 | $\pm 15$ | - | - |
| 3N152 | Low-Noise, Premium-Performance RF Amplifier | to 250 |  | 0 | +20 | +1 to -8 | $\pm 15$ | - | - |
| 3N154 | Low-Leakage Premium-Performance RF Amplifier | to 250 |  | 0 | +20 | +1 $\begin{array}{r}\text { + } \\ \text { to } \\ -8\end{array}$ | $\pm 15$ | - | - |
| For Chopper, Instrumentation, and Control Applications |  |  |  |  |  |  |  |  |  |
| 3N128 | High-Gain DC Amplifier | to 250 | Servo Amplifiers, Telemetry Amplifiers, Computer Operational Amplifiers, Sampling Circuits, Electrometer Amplifiers in Communications, Navigation, and Instrumentation Equipment and Control Circuits | 0 | +20 | +1 $\begin{array}{r}\text { to } \\ \text { to } \\ -8\end{array}$ | $\pm 15$ | - | - |
| 3N138 | For Chopper and Multiplex Service to 60 MHz <br> DC Amplifier | to 250 |  | 0 | +35 | $\pm 10$ | $\pm 14$ | - | - |
| 3N139 | DC Amplifier, Video Amplifier, RF Amplifier with High Drain Voltage Capability ( +35 V max.) | to 250 |  | 0 | +35 | $\pm 10$ | $\pm 14$ | - | - |
| 3N142 | DC Amplifier | to 175 |  | 0 | +20 | $\begin{array}{r}+1 \\ \text { to } \\ -8 \\ \hline\end{array}$ | $\pm 15$ | - | - |
| 3N153 | For Chopper and Multiplex Service to 60 MHz <br> DC Amplifier | to 250 |  | 0 | +20 | +6 to -8 | $\pm 14$ | - | - |
| DUAL-GATE DEVICES WITH INTEGRAL GATE PROTECTION |  |  |  |  |  |  |  |  |  |
| For RF Applications |  |  |  |  |  |  |  |  |  |
| 3N140 | High-Gain, Low-Noise Gain-Controlled RF Amplifier, IF Amplifier | to 300 | Communications Equipment | 0 | +20 | +1 to -8 | +20 to -8 | -8 to <br> $40 \%$ <br> of $V_{\text {DS }}$ | -8 to +20 |

# RCA MOSFETs (MOS Insulated-Gate Field-Effect Transistors) RCA MOSFETs for RF application and for instrumentation, chopper, and control application in industrial and military equipment 

| Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical GateLeakage (Input) Resistance rgS Ohms | Offset Voltage <br> Vo• Volts | Typical "ON" Resistance ros ${ }^{(o n)}$ Ohms | Typical <br> Power <br> Gain <br> GpS <br> dB | Typical Noise Figure | Noise <br> Figure and Power Gain Test Frequency MHz | Typical Forward Transconductance <br> Ifs umho |  | Typ. <br> Input <br> Capac- <br> itance <br> $\mathrm{C}_{\text {iss }}$ <br> pF | Typical Gate-to Source Cutoff Volts $V_{G S}$ | Typical Reverse Transfer Capacitance (Feedback) Crss pF | Application Note and <br> Data Sheet File No. | $\begin{aligned} & \text { RCA } \\ & \text { Type } \end{aligned}$ |
| SINGLE-GATE DEVICES ${ }^{\square}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| For RF Applications |  |  |  |  |  |  |  |  |  |  |  |  |
| - | - | - | 16* | 3.5 | 200 | 7500 | 5 | 5.5 | -3 | 0.25 | $\left\lvert\, \begin{array}{ll} \text { AN3193 } \\ \text { AN341 } \end{array}\right.$ | 3N128 |
| - | - | - | - | - | - | 6000 | $\begin{gathered} 1 \\ 0.1 \mathrm{nA} \\ \text { Typ. } \\ \hline \end{gathered}$ | 3 | $\begin{gathered} -6 \\ \text { max. } \end{gathered}$ | 0.2 | ST3703 284 | 3N139 |
| - | - | - | 16* | 2.5 | 100 | 7500 | $\begin{gathered} 1 \\ 0.1 \mathrm{pA} \\ \text { Typ. } \\ \hline \end{gathered}$ | 5.5 | -3 | 0.22 | ST3703 286 | 3N142 |
| - | - | - | $\begin{gathered} 13.5 \\ \text { (conv.) } \end{gathered}$ | - | $\begin{aligned} & \mathrm{f} / \mathrm{N}=200 \\ & \mathrm{fOUT}=30 \end{aligned}$ | 7500 | 200 | 5.5 | -3 | 0.25 | $\left\lvert\, \begin{array}{ll} \text { AN3193 } \\ \text { AN341 } \end{array}\right.$ | 3N143 |
| - | - | - | 16* | 2.5 | 200 | 7500 | $\begin{gathered} 1 \\ 0.1 \mathrm{pA} \\ \text { Typ. } \\ \hline \end{gathered}$ | 5.5 | -3 | 0.25 | ST3703 314 | 3N152 |
| Closely Bias Dra (IDSS), | Controlled in Curren 10 to 25 | $\begin{aligned} & \text { d Zero- } \\ & \text { mA } \\ & \text { man } \end{aligned}$ | 16* | 3.5 | 200 | 7500 | $\begin{gathered} 5 \\ 0.1 \mathrm{pA} \\ \text { Typ. } \\ \hline \end{gathered}$ | 5.5 | -3 | 0.25 | - 335 | 3N154 |
| For Chopper, Instrumentation, and Control Applications |  |  |  |  |  |  |  |  |  |  |  |  |
| $10^{14}$ | 0 | 200 | 16* | 3.5 | 200 | 7500 | 5 | 5.5 | -3 | 0.25 | $\left\lvert\, \begin{aligned} & \text { AN3193 } \\ & \text { AN3341 } \end{aligned}\right.$ | 3N128 |
| $10^{14}$ | 0 | 180\# | - | - | - | 6000 | $\begin{aligned} & 10 \\ & \mathrm{pA} \end{aligned}$ | 3 | $\begin{aligned} & -10 \\ & \text { max. } \end{aligned}$ | 0.2 | AN3452 283 | 3N138 |
| $10^{14}$ | 0 | 200 | - | - | - | 6000 | 1 | 3 | $\begin{gathered} -6 \\ \max . \end{gathered}$ | 0.2 | ST3703 284 | 3N139 |
| $10^{12}$ | 0 | 200 | 16* | 2.5 | 100 | 7500 | $\begin{gathered} 1 \\ 0.1 \mathrm{pA} \\ \text { Typ. } \\ \hline \end{gathered}$ | 5.5 | -3 | 0.22 | ST3703 286 | 3N142 |
| $10^{10}$ | 0 | 200\#\# | + | - | - | 10000 | 50 pA | 6 | -2 | 0.34 | - 320 | 3N153 |
| DUAL-GATE DEVICES WITH INTEGRAL GATE PROTECTION |  |  |  |  |  |  |  |  |  |  |  |  |
| For RF Applications |  |  |  |  |  |  |  |  |  |  |  |  |
| - | - | - | - | 3.5 | 18 | 10000 | $1^{\text {® }}$ | 5.5 | $-2^{\text {a }}$ | 0.02 | - 285 | 3N140 |

## RCA MOSFETs (MOS Insulated-Gate Field-Effect Transistors)

## RCA MOSFETs for RF application and for instrumentation, chopper, and control application In industrial and military equipment-cont'd.

| Description and Application |  |  |  | Absolute Maximum Ratings\#$\text { At } T_{A}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RCA <br> Type | Description | Usable Frequency Range MHz | Circuits and End-Use Equipment | Drain-to- <br> Source <br> Volts <br> VDS |  | Gate 1-to- <br> Source Volts $\mathrm{V}_{\mathrm{G} 1 \mathrm{~S}}$ |  | $\begin{gathered} \text { Gate 2-to- } \\ \text { Source } \\ \text { Volts } \\ \text { VG2S }^{2} \\ \hline \end{gathered}$ |  |
|  |  |  |  | Neg. | Pos. | DC | $\begin{gathered} \text { Peak } \\ \text { AC } \end{gathered}$ | DC | $\begin{gathered} \text { Peak } \\ \text { AC } \end{gathered}$ |
| 3N141 | Mixer, Product Detector, Modulator | to 300 | Aircraft and Marine Vehicular Receivers | 0 | +20 | $\begin{array}{c\|} \hline+1 \\ \text { to } \\ -8 \\ \hline \end{array}$ | $\begin{array}{r} \hline+20 \\ \text { to } \\ -8 \\ \hline \end{array}$ | $\begin{aligned} & \hline-8 \text { to } \\ & 40 \% \\ & \text { VDS } \\ & \hline \end{aligned}$ | $\begin{gathered} -8 \\ \text { to } \\ +20 \\ \hline \end{gathered}$ |
| 3N159 | High-Gain, Very Low-Noise, GainControlled RF Amplifier | to 300 |  | 0 | +20 | $\begin{array}{\|r} \hline+1 \\ \text { to } \\ -8 \end{array}$ | $\begin{gathered} +20 \\ \text { to } \\ -8 \end{gathered}$ | $\begin{array}{\|c\|} \hline-8 \text { to } \\ 40 \% \\ V_{D S} \\ \hline \end{array}$ | $\begin{gathered} -8 \\ \text { to } \\ +20 \end{gathered}$ |
| 3N187 | RF Amplifier, Mixer, and IF Amplifier | to 300 | CATV and MATV Equipment | -0.2 | +20 | +3 to -6 | $\pm 6$ | $\begin{array}{\|c\|} \hline-6 \text { to } \\ 30 \% \\ V_{D S} \\ \hline \end{array}$ | $\pm 6$ |
| 3N200 | High-Gain RF Amplifier, Mixer, and IF Amplifier | to 500 |  | -0.2 | +20 | $\begin{array}{r} +3 \\ \text { to } \\ -6 \end{array}$ | $\pm 6$ | $\begin{array}{\|c\|} \hline-6 \text { to } \\ 30 \% \\ V_{D S} \\ \hline \end{array}$ | $\pm 6$ |
| 40819 | RF Amplifier, Mixer, and IF Amplifier | to 300 |  | -0.2 | +25 | +3 <br> to <br> -6 | $\pm 6$ | $\begin{array}{\|c\|} \hline-6 \text { to } \\ 40 \% \\ V_{\mathrm{DS}} \\ \hline \end{array}$ | $\pm 6$ |
| For Chopper, Instrumentation, and Control Applications |  |  |  |  |  |  |  |  |  |
| 3N140 | DC Amplifier | to 300 | See Choppers Instrumentation, and Control Applications on Page 4 | 0 | +20 | $\begin{array}{r} +1 \\ \text { to } \\ -8 \end{array}$ | $\begin{gathered} +20 \\ \text { to } \\ -8 \end{gathered}$ | $\begin{array}{\|c\|} \hline-8 \text { to } \\ 40 \% \\ V_{D S} \\ \hline \end{array}$ | $\begin{aligned} & -8 \\ & \text { to } \\ & +20 \end{aligned}$ |
| 3N141 | DC Amplifier | to 300 |  | 0 | +20 | $\begin{array}{r} +1 \\ \text { to } \\ -8 \\ \hline \end{array}$ | $\begin{gathered} +20 \\ \text { to } \\ -8 \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline-8 \text { to } \\ 40 \% \\ V_{D S} \\ \hline \end{array}$ | $\begin{array}{\|c} -8 \\ \text { to } \\ +20 \\ \hline \end{array}$ |
| 40841 | General-Purpose | to 500 |  |  |  | $\left\lvert\, \begin{gathered}-4.5 \\ \text { to } \\ +3\end{gathered}\right.$ |  | -4.5 <br> to <br> $40 \%$ <br> $V_{D S}$ |  |

\#For a Maximum Drain Current ( ${ }^{( } \mathrm{D}$ ) $=50 \mathrm{~mA}$. Device Dissıpation $\left(\mathrm{P}_{\mathrm{T}}\right)=330 \mathrm{~mW}$

- Bulk (Substrate) is brought out as a separate terminal lead (connected to case internally)

RCA MOSFETs for RF application in consumer equipment

| Description and Application |  |  |  | Absolute Maximum Ratings \#$\text { at } \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RCA Type | Description | Usable Frequency Range MHz | End-Use Equipment | Drain-toSource Volts VDS |  | Gate 1-toSource Volts $\mathrm{V}_{\mathrm{G1S}}$ |  | Gate 2-to- <br> Source Volts $V_{G 2 S}$ |  |
|  |  |  |  | Neg. | Pos. | DC | $\begin{aligned} & \text { Peak } \\ & \text { AC } \end{aligned}$ | DC | $\begin{aligned} & \text { Peak } \\ & \text { AC } \end{aligned}$ |
| SINGLE-GATE PEVICES® |  |  |  |  |  |  |  |  |  |
| 40467A | 200-MHz General-Purpose RF Amplifier and Oscillator | to 220 | VHF AInplifier Applications in Commercial and Industrial Electronic Equipment | 0 | +20 | $\begin{aligned} & +1 \\ & \text { to } \\ & -8 \end{aligned}$ | $\pm 15$ | - | - |

## RCA MOSFETs (MOS Insulated-Gate Field-Effect Transistors)

RCA MOSFETs for RF application and for instrumentation, chopper, and control application in industrial and military equipment-cont'd.

| Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical GateLeakage (Input) Resistance rGS Ohms | Offset Voltage <br> $V_{0}{ }^{\bullet}$ <br> Volts | Typical "ON" Resistance <br> $r_{D S}(o n)$ Ohms | Typical <br> Power <br> Gain <br> GPS dB | Typical Noise Figure <br> NF dB | Noise <br> Figure and <br> Power <br> Gain <br> Test <br> Frequency <br> MHz | Typical Forward Transconductance gfs umho | Max. Gate Leak- age Current IGSS nA | Typ. <br> Input <br> Capac <br> itance <br> $C_{\text {iss }}$ <br> pF | Typical <br> Gate-to- <br> Source <br> Cutoff <br> Volts <br> $V_{G S}$ | Typ. Rev. Transfer Capacitance (Fdbk) Crss pF | Application Note and <br> Data Sheet File No. | RCA Type |
| - | - | - | $\begin{gathered} 17 \\ \text { (conv.) } \end{gathered}$ | - | $\begin{aligned} & f_{I N}=200 \\ & f_{O U T}=30 \end{aligned}$ | 10000 | $1^{\text {A }}$ | 5.5 | $-2^{4}$ | 0.02 | - 2853 | 3N141 |
| - | - | - | 16 min. | 2.5 | 200 | 10000 | $1^{\text {® }}$ | 5.5 | $-2^{4}$ | 0.02 | - 326 | 3N159 |
| - | - | - | 18 | 3.5 | 200 | 12000 | $50^{ \pm}$ | 6 | $-2^{\text {® }}$ | 0.02 | $\begin{aligned} & \text { ST3703 } \\ & \text { AN4018 } \end{aligned}$ | 3N187 |
| - | - | - | 12.5 | 3.9 | 400 | 15000 | $50^{\text {® }}$ | 6 | $-1^{4}$ | 0.02 | ST3703 AN4018 437 AN4431 | 3N200 |
| - | - | - | 18 | 3.5 | 200 | 12000 |  | 6 | $-2^{\text {® }}$ | 0.02 | $\begin{aligned} & \text { ST3703 } \\ & \text { AN4018 } \end{aligned} 463$ | 40819 |
| For Chopper, Instrumentation, and Control Applications |  |  |  |  |  |  |  |  |  |  |  |  |
| $10^{12}$ | 0 | - | - | - | - | 10000 | $1^{\text {4}}$ | 5.5 | $-2^{\text {A }}$ | 0.02 | - 285 | 3N140 |
| $10^{12}$ | 0 | - | - | - | - | 10000 | $1{ }^{\text {4 }}$ | 5.5 | $-2^{4}$ | 0.02 | - 285 | 3N141 |
| - | - | - | 32 24 (conv | $0.46{ }^{\dagger}$ | $\begin{aligned} & \text { Gps at } \\ & 44 \mathrm{MHz} \end{aligned}$ | -12000 | $60^{\text {A }}$ | 6.5 | $-2^{\text {4 }}$ | 0.20 | - 498 | 840841 |

- Fixed Neutralization
\#Typical "OFF" resistance $\left[r_{\text {DS }}(0 \mathrm{ff})\right]=10^{11} \mathrm{~s}$
\#\#Typical "OFF" resistance
Iros (off) $)=10^{10} \Omega$

In measurements of Offset Voltage, thermocouple effects and contact potentials in the measurement setup may cause erroneous readings of 1 microvolt or more. These errors may be minimized by the use of solder having a low thermal e.m.f.,
such as Leeds \& Northrup No. 107-1.0.1, or equivalent.

Bulk (Substrate) is brought out as a separate terminal lead connected to case internally.
${ }^{\Delta}$ Value applies to each gate
${ }^{\dagger}$ Audio spot at 1 kHz

RCA MOSFETs for RF application in consumer equipment


## RCA MOSFETs (MOS Insulated-Gate Field-Effect Transistors) <br> RCA MOSFETs for RF appilication in consumer equipment - cont'd.

| Description and Application |  |  |  |  | Absolute Maximum Ratings \# at $T_{A}=25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RCA Type | Description |  | Usable Frequency Range MHz | End-Use Equipment | Drain-toSource Volts VDS |  | Gate 1-toSource Volts VG1S |  | Gate 2-to- <br> Source Volts $V_{\text {G2S }}$ |  |
|  |  |  | Neg. |  | Pos. | DC | Peak $A C$ | DC | Peak AC |
| 40468A | 100-M | RF Amplifier |  | to 125 | FM and <br> AM/FM <br> Receivers | 0 | +20 | $\begin{aligned} & +1 \\ & \text { to } \\ & -8 \\ & \hline \end{aligned}$ | $\pm 15$ | - | - |
| 40559A | $\begin{aligned} & 100-\mathrm{M} \\ & \text { or Mix } \end{aligned}$ | Oscillator | to 125 | 0 |  | +20 | $\begin{aligned} & +1 \\ & \text { to } \\ & -8 \end{aligned}$ | $\pm 15$ | - | - |
| DUAL-GATE DEVICES |  |  |  |  |  |  |  |  |  |  |
| 40600 | $200-\mathrm{MHz}$ Gain-Controlled RF Amplifier |  | to 250 | $\begin{gathered} \text { VHF } \\ \text { TV } \\ \text { Tuners } \end{gathered}$ | 0 | +20 | +1 to -8 | $\begin{array}{r} +20 \\ \text { to } \\ -8 \end{array}$ | $\begin{gathered} -8 \\ \text { to } 40 \% \\ \text { to } V_{D S} \end{gathered}$ | $\begin{gathered} -8 \\ \text { to } \\ +20 \end{gathered}$ |
| 40601 | 200-MHz Mixer |  | to 250 |  | 0 | +20 | $\begin{aligned} & +1 \\ & \text { to } \\ & -8 \end{aligned}$ | $\begin{array}{r} +20 \\ \text { to } \\ -8 \end{array}$ | $\begin{gathered} -8 \\ \text { to } 40 \% \\ \text { of } \mathrm{V}_{\mathrm{DS}} \end{gathered}$ | $\begin{array}{r} -8 \\ \text { to } \\ +20 \end{array}$ |
| 40602 | 44-MHz Gain-Controlled IF Amplifier |  | to 75 | TV <br> Receivers | 0 | +20 | $\begin{gathered} +1 \\ \text { to } \\ -8 \end{gathered}$ | $\begin{array}{r} +20 \\ \text { to } \\ -8 \end{array}$ | $\left\|\begin{array}{c} -8 \\ \text { to } 40 \% \\ \text { of } V_{D S} \end{array}\right\|$ | $\begin{array}{r} -8 \\ \text { to } \\ +20 \end{array}$ |
| 40603 | $100-\mathrm{MHz}$ Gain-Controlled IF Amplifier |  | to 150 | FM <br> Receivers | 0 | +20 | $\begin{gathered} +1 \\ \text { to } \\ -8 \end{gathered}$ | $\begin{array}{r} +20 \\ \text { to } \\ -8 \end{array}$ | $\begin{gathered} -8 \\ \text { to } 40 \% \\ \text { of } V_{D S} \end{gathered}$ | $\begin{array}{r} -8 \\ \text { to } \\ +20 \end{array}$ |
| 40604 | $100-\mathrm{MHz}$ Mixer |  | to 150 |  | 0 | +20 | $\begin{gathered} +1 \\ \text { to } \\ -8 \end{gathered}$ | $\begin{array}{r} +20 \\ \text { to } \\ -8 \end{array}$ | $\begin{gathered} -8 \\ \text { to } 40 \% \\ \text { of } V_{D S} \end{gathered}$ | -8 to +20 |
| DUAL-GATE DEVICES WITH INTEGRAL GATE-PROTECTION |  |  |  |  |  |  |  |  |  |  |
| 3N204 | LowNoise | RF Amplifier | to 220 | VHF <br> TV <br> Receivers | 0 | +25 | $\mathrm{P}_{\mathrm{T}}=360 \mathrm{~mW}$ |  |  |  |
| 3N205 |  | Mixer | to 220 |  | 0 | +25 | $\mathrm{P}_{\mathrm{T}}=360 \mathrm{~mW}$ |  |  |  |
| 3N206 |  | IF Amplifier | to 220 |  | 0 | +25 | $\mathrm{P}_{\mathrm{T}}=360 \mathrm{~mW}$ |  |  |  |
| 3N211 |  | RF Amplifier | to 220 |  | 0 | +27 | $\mathrm{P}_{\mathrm{T}}=360 \mathrm{~mW}$ |  |  |  |
| 3N212 |  | Mixer | to 220 |  | 0 | +27 | $\mathrm{P}_{\mathbf{T}}=360 \mathrm{~mW}$ |  |  |  |
| 3N213 |  | IF Amplifier | to 220 |  | 0 | +35 | $\mathrm{P}_{\mathbf{T}}=360 \mathrm{~mW}$ |  |  |  |

## RCA MOSFETs (MOS Insulated-Gate Field-Effect Transistors)

RCA MOSFETs for RF appication in consumer equipment - cont'd.

| Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical Power Gain | Typical <br> Noise <br> Figure | Noise <br> Figure and Power Gain Test Frequency MHz | Typical Forward Transconductance <br> 9fs uMho | Max. <br> Gate Leakage Current IGSS $\mathrm{mA}$ | Typ. Input Capacitance $C_{\text {iss }}$ pF | Typical Gate-toSource Cutoff Volts |  | Typical Reverse Transfer Capacitance (Feedback) Crss pF | Application Note and <br> Data Sheet File No. | RCA Type |
| Gps <br> dB | $\begin{aligned} & \mathrm{NF} \\ & \mathrm{~dB} \end{aligned}$ |  |  |  |  | Gate 1 <br> $V_{G 1 S}$ | Gate 2 <br> $\mathbf{V}_{\mathbf{G} 2 S}$ |  |  |  |
| 17 | 3.5 | 100 | 7500 | 1 | 5.5 | $\begin{gathered} -8 \\ \max . \end{gathered}$ | - | 0.16 | $\begin{array}{ll} \text { AN}-3453 & 323 \\ \text { AN-3535 } & \end{array}$ | 40468A |
| $\begin{gathered} 22 \\ \text { (conv.) } \end{gathered}$ | - | $\begin{aligned} & \mathrm{fIN}=100 \\ & \mathrm{fOUT}=10.7 \end{aligned}$ | $\begin{gathered} 2800 \\ \text { (conv.) } \end{gathered}$ | 1 | 5.5 | $\begin{aligned} & -8 \\ & \max . \end{aligned}$ | - | 0.17 | AN-3535 323 | 40559A |
| DUAL-GATE DEVICES |  |  |  |  |  |  |  |  |  |  |
| 20 | 3.5 | 200 | 10000 | 1 | 5.5 | -3 | -3 | 0.02 | ST-3703 333 | 40600 |
| $\begin{gathered} 14 \\ \text { (conv.) } \end{gathered}$ | - | 200 | $2800$ <br> (conv.) | 1 | 5.5 | -3 | -3 | 0.02 | ST-3703 333 | 40601 |
| 28 | - | 44 | 10000 | 1 | 5.5 | -3 | -3 | 0.02 | ST-3703 333 | 40602 |
| 24 | 3 | 100 | 10000 | 1 | 5.5 | -3 | -3 | 0.02 | ST-3703 334 | 40603 |
| $\begin{aligned} & 23 \\ & \text { (conv.) } \end{aligned}$ | - | $\begin{aligned} & \mathrm{f} I \mathrm{~N}=100 \\ & \mathrm{fOUT}=10.7 \end{aligned}$ | 2800 <br> (conv.) | 1 | 5.5 | -3 | -3 | 0.02 | ST-3703 334 | 40604 |
| DUAL-GATE DEVICES WITH INTEGRAL GATE-PROTECTION |  |  |  |  |  |  |  |  |  |  |
| $\begin{gathered} 24 \\ \text { (Insertion) } \end{gathered}$ | 2.5 | 200 | 14 | $10^{4}$ | 5 | $\frac{-4}{\max }$ | $\begin{gathered} -4 \\ \max . \end{gathered}$ | $\begin{aligned} & 0.03 \\ & \text { max. } \end{aligned}$ | - 959 | 3N204 |
| $\begin{aligned} & 23 \\ & \text { (conv.) } \end{aligned}$ | - | 200 | 14 | $10^{\text {a }}$ | 5 | $-4$ max. | $-4$ <br> max. | $\begin{aligned} & 0.03 \\ & \text { max. } \end{aligned}$ | - 959 | 3N205 |
| $\begin{gathered} 30 \\ \text { (Insertion) } \end{gathered}$ | 3 | 45 | 12 | $10^{4}$ | 5 | $-4$ <br> max. | $-4$ <br> max. | $0.03$ $\max .$ | - 959 | 3N206 |
| $\begin{gathered} 30 \\ \text { (Insertion) } \end{gathered}$ | $2!5$ | - | 30 | $10^{4}$ | 7 | $\begin{aligned} & -5.5 \\ & \max . \end{aligned}$ | $-2.5$ <br> max. | $0.05$ $\max .$ | - 875 | 3N211 |
| $\begin{gathered} 25 \\ \text { (conv.) } \end{gathered}$ | - | 200 | 30 | $10^{4}$ | 7 | $-4$ <br> max. | $\begin{gathered} -4 \\ \max . \end{gathered}$ | $\begin{aligned} & 0.05 \\ & \max . \end{aligned}$ | - 875 | 3N212 |
| $\begin{gathered} 31 \\ \text { (Insertion) } \end{gathered}$ | 3 | 45 | 25 | $10^{4}$ | 7 | $\begin{aligned} & -5.5 \\ & \max . \end{aligned}$ | $\begin{array}{r} -4 \\ \max . \end{array}$ | $\begin{aligned} & 0.05 \\ & \text { max. } \end{aligned}$ | - 875 | 3N213 |

## RCA MOSFETs (MOS Insulated-Gate Field-Effect Transistors) <br> RCA MOSFETs for RF application in consumer equipment - cont'd.

| Description and Application |  |  |  | Absolute Maximum Ratings \# at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RCA Type | Description | Usable Frequency Range MHz | End-Use Equipment | $\begin{gathered} \text { Drain-to- } \\ \text { Source } \\ \text { Volts } \\ \text { VDS } \\ \hline \end{gathered}$ |  | Gate 1-toSource Volts $V_{\text {G1S }}$ |  | Gate 2-toSource Volts VG2S |  |
|  |  |  |  | Neg. | Pos. | DC | Peak AC | DC | $\begin{array}{\|c} \text { Peak } \\ \text { AC } \end{array}$ |
| 40673 | 200 MHz RF Amplifier, Mixer, and IF Amplifier | to 400 | Aircraft and Marine Receivers CATV and MATV Equipment | -0.2 | +20 | $\left\lvert\, \begin{array}{r} +1 \\ \text { to } \\ -6 \end{array}\right.$ | $\pm 6$ | to $\begin{gathered}-6 \\ \text { 30 }\end{gathered}$ <br> of $V_{D S}$ | $\pm 6$ |
| 40820 | RF Amplifier | to 250 | $\begin{aligned} & \text { VHF } \\ & \text { TV } \\ & \text { Tuners } \end{aligned}$ | -0.2 | +20 | $\begin{gathered} +3 \\ \text { to } \\ -6 \end{gathered}$ | $\pm 6$ | $\begin{array}{\|c\|} \hline-6 \\ \text { to } 40 \% \\ \text { of } V_{D S} \end{array}$ | $\pm 6$ |
| 40821 | RF Mixer | to 250 |  | -0.2 | +20 | $\left\lvert\, \begin{gathered} +3 \\ \text { to } \\ -4.5 \end{gathered}\right.$ | $\pm 6$ | $\begin{array}{\|c} \hline-4.5 \\ \text { to } 40 \% \\ \text { of } \mathrm{V}_{\mathrm{DS}} \end{array}$ | $\pm 6$ |
| 40822 | RF Amplifier | to 250 | FM Tuners | -0.2 | +18 | $\begin{array}{r} \hline+3 \\ \text { to } \\ -6 \end{array}$ | $\pm 6$ | -6 to $40 \%$ <br> of $V_{D S}$ | $\pm 6$ |
| 40823 | RF Mixer | to 150 |  | -0.2 | +18 | $\begin{gathered} +3 \\ \text { to } \\ -4.5 \end{gathered}$ | $\pm 6$ | -4.5 to $40 \%$ <br> of $V_{D S}$ | $\pm 6$ |

\# For a Maximum Drain Current ( ${ }_{\mathrm{D}}$ ) $=50 \mathrm{~mA}$,
Device Dissipation $\left(\mathrm{P}_{\mathrm{T}}\right)=330 \mathrm{~mW}$
Operating Temperature Range $\left(\mathrm{T}_{\mathrm{A}}\right)=-65^{\circ} \mathrm{C}$ to $+121^{\circ} \mathrm{C}$

- Bulk (Substrate) is brought out as a separate terminal lead (connected to case internally)


## Handling of MOSFETs which do not include gate-protection circuits

Insulated-Gate Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs)l, like bipolar: high-frequency transistors, are susceptible to gate insulation damage by the electrostatic discharge of energy through the devices. Electrostatic discharges can occur in a' MOSFET if a type with an unprotected gate is picked up and the static charge, built in the handler's body capacitance, is discharged through the device. With proper handling and applications procedures, however, MOS transistors are currently being extensively used in production by numerous equipment manufacturers in military, industrial, and consumer applications, with virtually no problems of damage due to electrostatic discharge.

In some MOSFETs, diodes are electrically connected between each insulated gate and the transistor's source. These diodes offer protection against static discharge and in-circuit transients without the need for external shorting mechanisms.

MOSFETs which do not include gate-protection diodes can be handled safely if the following basic precautions are taken:

1. Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs attached to the device by the vendor, or by the insertion into conductive material such as "ECCOSORB" LD26" or equivalent.
(NOTE: Polystyrene insulating "SNOW" is not sufficiently conductive and should not be used.)
2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means, for example, with a metallic wristband.
3. Tips of soldering irons should be grounded.
4. Devices should never be inserted into or removed from circuits with power on.
*Trademark: Emerson and Cumming,Inc.

## RCA MOSFETs (MOS Insulated-Gate Field-Effect Transistors)

RCA MOSFETs for RF application in consumer equipment - cont'd.

| Electrical Characteristics at $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Typical Power Gain | Typical Noise Figure | Noise <br> Figure and Power Gain Test | Typical Forward Transconductance | Max. <br> Gate <br> Leakage Current | Typ. Input Capacitance | Typ Gate Sou Cut Vo |  | Typical Reverse Transfer Capacitance (Feedback) | Application Note and | RCA Type |
| GPS dB |  | Frequency MHz | gfs umho | $\begin{gathered} \text { IGSS } \\ \text { mA } \\ \hline \end{gathered}$ | $\begin{gathered} \mathbf{c}_{\text {iss }} \\ \text { pF } \\ \hline \end{gathered}$ | $\begin{aligned} & \hline \text { Gate } 1 \\ & \text { VG1S }^{2} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { Gate } 2 \\ & \mathrm{~V}_{\mathrm{G} 2 \mathrm{~S}} \\ & \hline \end{aligned}$ | $\qquad$ | Data Sheet File No. |  |
| 18 | 3.5 | 200 | 12000 | 50 | 6 | -2 | -2 | 0.02 | $$ | 40673 |
| 17 | 4.5 | 200 | 12000 | 50 | 6 | -1 | -1 | 0.02 | $\begin{array}{ll} \text { ST-3703 } & \\ & 464 \\ \text { AN4018 } & \\ \hline \end{array}$ | 40820 |
| $11$ <br> (conv.) | - | $f_{I} N=200$ <br> fout $=44$ | 12000 | 50 | 6 | -1 | -1 | 0.02 | $\begin{array}{ll} \text { ST-3703 } \\ & 464 \\ \text { AN-4018 } \\ \hline \end{array}$ | 40821 |
| 24 | 3.5 | 100 | 12000 | 50 | 6.5 | -2 | -2 | 0.02 | $\begin{array}{ll\|} \hline \text { ST-3703 } & \\ & 465 \\ \text { AN-4018 } & \\ \hline \end{array}$ | 40822 |
| 18 (conv.) | - | $\begin{aligned} & \mathrm{f}_{\mathrm{IN}}=100 \\ & \mathrm{fOUT}=10.7 \end{aligned}$ | 12000 | 50 | 6.5 | -2 | -2 | 0.02 | ST-3703 <br> 465 <br> AN4018 | 40823 |

${ }^{\text {- Bulk }}$ (Substrate is brought out as a
4. Value applies to each gate
separete terminal lead (connected
to case internally.
APPLICATION NOTES
No.
Title
AN3193 "Application Considerations for the RCA-3N128 VHF MOS Field-Effect Transistor"
AN3341 "VHF Mixer Design Using the RCA-3N128 MOS Transistor"
AN3435 "Cross-Modulation Effects in Single-Gate and Dual-Gate MOS FET Transistors"
AN3452 "Chopper Circuits Using RCA MOS Field-Effect Transistors"
AN3453 "An FM Tuner Using an RCA- 40468 MOS-Transistor RF Amplifier"
AN3535 "An FM Tuner Using Single-Gate MOS Field-Effect Transistors as RF Amplifier and Mixer"
AN4018 "Design of Gate-Protected MOS Field-Effect Transistors"
AN4125 "MOS FET Biasing Techniques"
AN4431 "RF Applications of the Dual-Gate MOS FET up to 500 MHz "
AN4590 "Using MOS FET IC's in Linear Circuit Applications"
ST3486 "Application of Dual-Gate MOS Field-Effect Transistors in Practical Radio Receivers"
ST3520 "Insulated-Gate Field-Effect Transistors in Oscillator Circuits"
A copy of a Technical Bulletin for any of the MOSFET types or a copy of the Application Notes shown above, is available on request from RCA Solid State Division, Box 3200, Somerville, N.J. 08876. To expedite receipt of the requested data, please refer to the Technical Bulletin File No. shown on the Characteristics Charts, or to the Application Note No.

## Supplementary Information

Page
High-Rellability Bipolar IC's ..... 1060
DImensional Outlines ..... 1061
Appllcation Note Abstracts ..... 1068

# RCA High-Reliability Bipolar IC's 

## RCA MIL-STD-883 Slash-Series Linear IC's

The RCA CA3000 slash-series of high-reliability linear integrated circuits includes a broad range of types for use in satellites and other aerospace, military, and critical industrial applications in which maintenance is extremely difficult. These integrated circuits are processed and screened in accordance with MIL-STD-883, Method 5004 format.
The RCA CA3000 slash-series types are supplied to three
screening levels ( $/ 1, / 3$, and $/ 3 \mathrm{~W}$ ) that meet the electrical, mechanical, and environmental test methods and procedures established for microelectronics in MIL-STD-883.
RCA CA3000-series IC products listed below are commercial products that can be supplied to standard RCA screening levels or to specialized customer requirements on a custom basis.

## CA3000-Series Linear IC's and MOS/FET's

| Type No. | Description | No. of Leads | Type No. | Description | No. of Leads |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CA101A | Operational Amplifiers | 8 | CA3085A | Voltage Regulators | 8 |
| CA723 | Voltage Regulators | 10 | CA3085B | Voltage Regulators | 8 |
| CA741 | Operational Amplifiers | 8 | CA3094 | Programmable Power Switch/ | 8 |
| CA747 CA748 | Dual Operational Amplifiers Operational Amplifiers | 10 8 | CA3094 | Programmable Power Switch/ Amplifier | 8 |
| CA1558 | Dual Operational Amplifiers | 8 | CA3094A | Programmable Power Switch/ | 8 |
| CA3000 | Differential Amplifiers | 10 | CA3094B |  |  |
| CA3001 | Differential Amplifiers | 12 | CA3094B | Programmable Power Switch/ Amplifier | 8 |
| CA3004 | Differential Amplifiers (RF) | 12 | CA3100 | BiMOS Operational Amplifiers | 8 |
| CA3006 | Differential Amplifiers (RF) | 12 | CA3118 | Transistor Arrays | 12 |
| CA3015A | Operational Amplifiers | 12 | CA3118A | Transistor Arrays | 12 |
| CA3018A | Transistor Arrays | 12 | CA3130 | BiMOS Operational Amplifiers | 8 |
| CA3019 | Diode Arrays | 10 | CA3130A | BiMOS Operational Amplifiers | 8 |
| CA3020A | Wide-Band Power Amplifiers | 12 | CA3140 | BiMOS Operational Amplifiers | 8 |
| CA3026 | Dual Differential Amplifier Arrays | 12 | $\begin{aligned} & \text { CA3140A } \\ & \text { CA3160 } \end{aligned}$ | BiMOS Operational Amplifiers BiMOS Operational Amplifiers | 8 |
| CA3028B | Differential Amplifiers (RF) | 8 | CA3160A | BiMOS Operational Amplifiers | 8 |
| CA3039 | Diode Arrays | 12 | CA3260T | BiMOS Operational Amplifier | 8 |
| CA3045 | Transistor Arrays | 14 | CA3260AT | BiMOS Operational Amplifier | 8 |
| CA3049 | Dual Differential Amplifier Arrays | 12 | CA3290 | BiMOS Dual Voltage Comparators | 8 |
| CA3058 | Zero-Voltage Switches | 14 | MOS/FET's |  |  |
| CA3078 | Micropower Operational Amplifiers | 8 |  |  |  |
| CA3080 | Variable Operational Amplifiers | 8 | HR3N187 | Dual-Gate MOS Field-Effect | 4 |
| CA3081 | Transistor Arrays | 16 |  | Transistor |  |
| CA3082 | Transistor Arrays | 16 | HR3N200 | Dual-Gate MOS Field-Effect | 4 |
| CA3085 | Voltage Regulators | 8 |  | Transistor |  |

Note:
High-reliability versions of most commercially avallable CA3000-series linear IC's not listed above can also be supplied on a custom basis

## Screening Leveis for RCA MIL-STD-883 Siash-Series Linear integrated Circuits

Screening Levels
Application
Description
RCA
Levels
MIL-STD-883, Method 5004 Format

For Packaged Devices (D, F, K, S, T, or V1 Suffix)
/1 Class S with Condition B Precap Visual inspection Aerospace and Missiles
/3 Class B
/3W Class B with High- and LowTemperature DC Testing omitted

For devices intended for use where maintenance and replacement are impossible and reliability is imperative

For devices intended for use where maintenance and replacement can be performed but are difficult and expensive

For Chips (H Suffix)
/M Condition B Precap Visual Inspection with Traceability and Certificate of Compliance Required

Supplementary Information Dimensional Outlines

CERAMIC DUAL-IN-LINE PACKAGES
(D) Suffix
(JEDEC MO-001-AD) 14-Lead

| SYMBOL | INCHES |  | NOTE | Millimeters |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.120 | 0.160 |  | 3.05 | 4.06 |
| $A_{1}$ | 0.020 | 0.065 |  | 0.51 | 1.65 |
| B | 0.014 | 0.020 |  | 0.356 | 0.508 |
| $\mathrm{B}_{1}$ | 0.050 | 0.065 |  | 1.27 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 0.745 | 0.770 |  | 18.93 | 19.55 |
| E | 0.300 | 0.325 |  | 7.62 | 8.25 |
| $E_{1}$ | 0.240 | 0.260 |  | 6.10 | 6.60 |
| ${ }^{6}$ | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.300 \mathrm{TP} \end{aligned}$ |  | 2 | $\begin{aligned} & 2.54 \mathrm{TP} \\ & 7.62 \mathrm{TP} \end{aligned}$ |  |
| ${ }^{*}$ A |  |  | 2.3 |  |  |
| L | 0.125 | 0.150 |  | 3.18 | 3.81 |
| L2 | 0.000 | 0.030 |  | 0.000 | 0.76 |
| a | 00 | 150 | 4 | 00 | 150 |
| N | 14 |  | 5 | 14 |  |
| $\mathrm{N}_{1}$ | 0 |  | 6 | 0 |  |
| $\mathrm{O}_{1}$ | 0.050 | 0.085 |  | 1.27 | 2.15 |
| S | 0.065 | 0.090 |  | 1.66 | 2.28 |
|  |  |  |  |  | 2SS.4411R |

4 a applies to spread leads prior to installation
5 N is the maximum quantity of lead positions
$6 \mathrm{~N}_{1}$ is the quantity of allowable missing leads
(D) Suffix
(JEDEC MO-001-AE) 16-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.120 | 0.160 |  | 3.05 | 4.06 |
| $A_{1}$ | 0.020 | 0.065 |  | 0.51 | 1.65 |
| 8 | 0.014 | 0.020 |  | 0.356 | 0.508 |
| 81 | 0.035 | 0.065 |  | 0.89 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 0.745 | 0.785 |  | 18.93 | 19.93 |
| E | 0.300 | 0.325 |  | 7.62 | 8.25 |
| $E_{1}$ | 0.240 | 0.260 |  | 6.10 | 6.60 |
| ${ }^{1} 1$ | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.300 \mathrm{TP} \end{aligned}$ |  | 2 | $\begin{aligned} & 2.54 \mathrm{TP} \\ & 7.62 \mathrm{TP} \end{aligned}$ |  |
| ${ }^{\text {e }}$ A |  |  | 2.3 |  |  |
| L | 0.125 | 0.150 |  | 3.18 | 3.81 |
| $L_{2}$ | 0.000 | 0.030 |  | 0.000 | 0.76 |
| $a$ | $0^{\circ}$ | $15^{\circ}$ | 4 | $0^{\circ}$ | $15^{\circ}$ |
| N | 16 |  | 5 | 16 |  |
| $\mathrm{N}_{1}$ | 0 |  | 6 | 0 |  |
| $\mathrm{O}_{1}$ | 0.050 | 0.085 |  | 1.27 | 2.15 |
| S | 0.015 | 0.060 |  | 0.39 | 1.52 |

92SS-4286R5

DUAL-IN-LINE PLASTIC, (E) SUFFIX AND FRIT-SEAL CERAMIC, (F) SUFFIX PACKAGES
(E) Suffix

8-Lead Piastic (Mini-DIP)

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.155 | 0.200 |  |  | 5.08 |
| $A_{1}$ | 0.020 | 0.050 |  | 0.508 | 1.27 |
| B | 0.014 | 0.020 |  | 0.356 | 0.508 |
| $\mathrm{B}_{1}$ | 0.035 | 0.065 |  | 0.889 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.203 | 0.304 |
| D | 0.370 | 0.400 |  | 9.40 | 10.16 |
| E | 0.300 | 0.325 |  | 7.62 | 8.25 |
| $E_{1}$ | 0.240 | 0.260 |  | 6.10 | 6.60 |
| e1 | 0.100 TP |  | 2 | 2.54 TP |  |
| ${ }^{\text {e }}$ A | 0.300 TP |  | 2. 3 | 7.62 TP |  |
| L | 0.125 | 0.150 |  | 3.18 | 3.81 |
| $L_{2}$ | 0.000 | 0.030 |  | 0.000 | 0.762 |
| a | 0 | 15 | 4 | 0 | 15 |
| N | 8 |  | 5 | 8 |  |
| $\mathrm{N}_{1}$ | 0 |  | 6 | 0 |  |
| $\mathrm{O}_{1}$ | 0.040 | 0.075 |  | 1.02 | 1.90 |
| S | 0.015 | 0.060 |  | 0.381 | 1.52 |

(E) Suffix

18-Lead Dual-in-Line Piastic Package

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.155 | 0.200 |  | 3.94 | 5.08 |
| $A_{1}$ | 0.020 | 0.050 |  | 0.508 | 1.27 |
| B | 0.014 | 0.020 |  | 0.356 | 0.508 |
| $\mathrm{B}_{1}$ | 0.035 | 0.065 |  | 0.89 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 0.845 | 0.885 |  | 21.47 | 22.47 |
| $\mathrm{E}_{1}$ | 0.240 | 0.260 |  | 6.10 | 6.60 |
| ${ }^{\text {e }} 1$ | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.300 \mathrm{TP} \end{aligned}$ |  | 2 | $\begin{aligned} & 2.54 \mathrm{TP} \\ & 7.62 \mathrm{TP} \end{aligned}$ |  |
| ${ }^{\text {A }}$ |  |  | 2,3 |  |  |
| L | 0.125 | 0.150 |  | 3.18 | 3.81 |
| $a$ | $0^{\circ}$ | $15^{\circ}$ | 4 | $0^{\circ}$ | $15^{\circ}$ |
| $\begin{aligned} & \mathbf{N} \\ & \mathbf{N}_{1} \end{aligned}$ | $18$ |  | $5$ | $\begin{gathered} 18 \\ 0 \end{gathered}$ |  |
| S | 0.015 | 0.060 |  | 0.39 | 1.52 |

92CS-30630
(E) and (F) Suffixes
(JEDEC MO-001-AB) 14-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX |
| A | 0.155 | 0.200 |  | 3.94 | 5.08 |
| $A_{1}$ | 0.020 | 0.050 |  | 051 | 1.27 |
| B | 0.014 | 0.020 |  | 0.356 | 0.508 |
| $\mathrm{B}_{1}$ | 0.050 | 0.565 |  | 1.27 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 0.745 | 0.770 |  | 18.93 | 19.55 |
| E | 0.300 | 0.325 |  | 7.62 | 8.25 |
| $E_{1}$ | 0.240 | 0.260 |  | 6.10 | 6.60 |
| e1 | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.300 \mathrm{TP} \end{aligned}$ |  | 2 | $\begin{aligned} & 2.54 \mathrm{TP} \\ & 7.62 \mathrm{TP} \end{aligned}$ |  |
| ${ }^{\text {e }}$ A |  |  | 2.3 |  |  |
| L | 0125 | 0.150 |  | 318 | 3.81 |
| L2 | 0.000 | 0.030 |  | 0.000 | 0.76 |
| a | 00 | 150 | 4 | 00 | 150 |
| N | 14 |  | 5 | 14 |  |
| $\mathrm{N}_{1}$ | 0 |  | 6 | 0 |  |
| $\mathrm{O}_{1}$ | 0.040 | 0.075 |  | 1.02 | 1.90 |
| S | 0.065 | 0.090 |  | 1.66 | 2.28 |
| $925 S 4296 \mathrm{R} 3$ |  |  |  |  |  |

(E) Suftix

22-Lead Dual-in-Line Plastic Package

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.155 | 0.200 |  | 3.94 | 5.08 |
| $\mathrm{A}_{1}$ | 0.020 | 0.050 |  | 0.508 | 1.27 |
| B | 0.015 | 0.020 |  | 0.381 | 0.508 |
| $\mathrm{B}_{1}$ | 0.035 | 0.065 |  | 0.89 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D |  | 1.120 |  |  | 28.44 |
| E | 0.390 | 0.420 |  | 9.91 | 10.66 |
| $E_{1}$ | 0.345 | 0.355 |  | 8.77 | 9.01 |
| ${ }^{1}$ | 0.100 TP |  | 2 | $2.54 \mathrm{TP}$ |  |
| ${ }^{\text {e }}$ A | 0.400 TP |  | 2,3 | $10.16 \mathrm{TP}$ |  |
| L | 0.125 | 0.150 |  | 3.18 | 3.81 |
| $L_{2}$ | 0 | 0.030 |  | 0 | 0.762 |
| $\alpha$ | 20 | $15^{\circ}$ | 4 | 20 | $15^{\circ}$ |
| N | 22 |  | 5 | 22 |  |
| $\mathrm{N}_{1}$ |  |  | 6 |  |  |
| $\mathrm{O}_{1}$ | 0.055 | 0.085 |  | 1.40 | 2.15 |
| S | 0.015 | 0.060 |  | 0.381 | 1.27 |

92CS-30830
(F) Suffix
(JEDEC MO-001-AC) 16-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0155 | 0.200 |  | 3.94 | 5.08 |
| $A_{1}$ | 0020 | 0050 |  | 0.51 | 1.27 |
| 8 | 0014 | 0020 |  | 0.356 | 0.508 |
| 81 | 0035 | 0065 |  | 0.89 | 1.65 |
| C | 0008 | 0012 | 1 | 0204 | 0.304 |
| D | 0.745 | 0785 |  | 18.93 | 19.93 |
| E | 0300 | 0325 |  | 7.62 | 825 |
| $E_{1}$ | 0240 | 0260 |  | 6.10 | 6.60 |
| ${ }^{1} 1$ | $\begin{aligned} & 0100 \mathrm{TP} \\ & 0300 \mathrm{TP} \end{aligned}$ |  | 2 | $\begin{aligned} & 254 \mathrm{TP} \\ & 762 \mathrm{TP} \\ & \hline \end{aligned}$ |  |
| ${ }^{\mathbf{e}}{ }_{\text {A }}$ |  |  | 2. 3 |  |  |
| L | 0125 | 0.150 |  | 318 | 3.81 |
| $L_{2}$ | 0000 | 0030 |  | 0.000 | 0.76 |
| $a$ | $0^{\circ}$ | $15^{\circ}$ | 4 | $0^{\circ}$ | $15^{\circ}$ |
| N | $\begin{array}{r} 16 \\ 0 \end{array}$ |  | 5 | 16 |  |
| $\mathrm{N}_{1}$ |  |  | 6 | 0 |  |
| $0_{1}$ | 0040 | 0075 |  | 1.02 | 1.90 |
| S | 0015 | 0.060 |  | 0.39 | 1.52 |

(E) Suffix (JEDEC MO-015-AA)

24-Lead Dual-in-Line Plastic Package

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.120 | 0.250 |  | 3.10 | 6.30 |
| $\mathrm{A}_{1}$ | 0.020 | 0.070 |  | 0.51 | 1.77 |
| B | 0.016 | 0.020 |  | 0.407 | 0.508 |
| $\mathrm{B}_{1}$ | 0.028 | 0.070 |  | 0.72 | 1.77 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 1.20 | 1.29 |  | 30.48 | 32.76 |
| E | 0.600 | 0.625 |  | 15.24 | 15.87 |
| E1 | 0.515 | 0.580 |  | 13.09 | 14.73 |
| e1 | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.600 \mathrm{TP} \end{aligned}$ |  | 2 | $\begin{array}{r} 2.54 \mathrm{TP} \\ 15.24 \mathrm{TP} \end{array}$ |  |
| eA |  |  | 2,3 |  |  |
| L | 0.100 0.200 |  |  | 2.54 | 5.00 |
| $L_{2}$ | 0.000 | 0.030 |  | 0.00 | 0.76 |
| a | 00 | 150 | 4 | 00 | 150 |
| N | $\begin{gathered} 24 \\ 0 \end{gathered}$ |  | 5 | $\begin{gathered} 24 \\ 0 \end{gathered}$ |  |
| $\mathrm{N}_{1}$ |  |  | 6 |  |  |
| $\mathrm{O}_{1}$ | 0.040 | 0.075 |  | 1.02 | 1.90 |
| S | 0.040 | 0.100 |  | 1.02 | 2.54 |

## Linear Integrated Circuits

DImensional Outlines
dUAL-IN-LINE PLASTIC PACKAGE (Cont'd)
(E) Suffix

28-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.120 | 0.250 |  | 3.10 | 6.30 |
| $A_{1}$ | 0.020 | 0.070 |  | 0.51 | 1.77 |
| 8 | 0.016 | 0.020 |  | 0.407 | 0.508 |
| $\mathrm{B}_{1}$ | 0.028 | 0.070 |  | 0.72 | 1.77 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 1.400 | 1.490 |  | 35.56 | 37.85 |
| $\mathrm{E}_{1}$ | 0.515 | 0.580 |  | 13.09 | 14.73 |
| ${ }^{\text {e }} 1$ | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.600 \mathrm{TP} \end{aligned}$ |  | 2 | $\begin{array}{r} 2.54 \mathrm{TP} \\ 15.24 \mathrm{TP} \end{array}$ |  |
| ${ }^{\text {A }}$ |  |  | 2,3 |  |  |
| L | 0.100 | 0.200 |  | 2.54 | 5.00 |
| $\mathrm{L}_{2}$ | 0.000 | 0.030 |  | 0.00 | 0.76 |
| $a$ | 00 | $15^{\circ}$ | 4 | $0{ }^{\circ}$ | 150 |
| N | 280 |  | 5 | 28 |  |
| $\mathrm{N}_{1}$ |  |  | 6 | 0 |  |
| $\mathbf{Q}_{1}$ | 0.045 | 0.080 |  | 1.14 | 2.03 |
| S | 0.040 | 0.100 |  | 1.02 | 2.54 |

DUAL-IN-LINE SIDE-BRAZED CERAMIC PACKAGE (D) Suffix 18-Lead


NOTES:

1. Leads within $0.005^{\prime \prime}(0.13 \mathrm{~mm})$-radius of True

Position at maximum material condition
2. Dimension ' $L$ '" to center of leads when formed parallel.
3. When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not
exceed $0.013^{\prime \prime}(0.33 \mathrm{~mm})$.

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.890 | 0.915 |  | 22.606 | 23.241 |
| C | - | 0.200 |  | - | 5.080 |
| D | 0.015 | 0.021 |  | 0.381 | 0.533 |
| F | $\begin{aligned} & 0.054 \text { REF. } \\ & 0.100 \mathrm{BSC} \end{aligned}$ |  | 1 | 1.371 REF. |  |
| G |  |  | 1 | 2.54 | BSC |
| H | 0.035 | 0.065 |  | 0.889 | 1.651 |
| J | 0.008 | 0.012 | 3 | 0.203 | 0.304 |
| K | 0.125 | 0.150 |  | 3.175 | 3.810 |
| L | 0.290 | 0.310 | 2 | 7.366 | 7.874 |
| M | 00 | $15^{\circ}$ |  | 00 | $15^{\circ}$ |
| P | 0.025 | 0.045 |  | 0.635 | 1.143 |
| N | 18 |  |  | 18 |  |

92CS-27231R1

## (E) Sufflx (JEDEC MS-001)

## 18-Lead Dual-In-Line Plastic Package



combimenslon is controlling when e particuler combinetion of body length, leed width end leed spacing dimensions would ellow leed meteriel to Ele te the ends of the packege.
meesured wilt in to the outside of the leeds end ls plene (zero lewd spreed)
7. Dimension $\mathrm{E}_{1}$ does not Include mold tlesh or protrusions.
8. Packege body end leads shell be symmetrical eround center line shown in end view within .25 mm (.010 In.).
9. Leed apecing e1 shell be non-cumulative end shell be meesured the leed tip. Thle meesurement shell be mede betore Insertion Into geuges, boerds or sockets.
10. This le e besic Instelled dimension. Measurement shell be mede with the devicelnstalled In the seeting plene geuge (JEDEC Outline No. GS-3, seeting plene gauge). Leeds shell be in true position within $.25 \mathrm{~mm}(.010 \mathrm{in}$.$) diemeter for dimenslon \oplus$ A.
11. es is the dimension to the outside of the leeds end is meesured of the leed tips betore the device le Instelled. Negetive leed spreed le not permittec
12. N is the meximum number of lead positions.
13. Dimenslon $\mathbf{S}$ et the left end of the peckege must

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | max. |  | MIN. | max. |
| A | - | 0.210 | 10 | - | 5.33 |
| $A_{1}$ | 0.015 | - | 10 | 0.39 | - |
| $A_{2}$ | 0.115 | 0.195 |  | 2.93 | 4.95 |
| B | 0.014 | 0.022 |  | 0.356 | 0.558 |
| $\mathrm{B}_{1}$ | 0.045 | 0.070 | 3 | 1.15 | 1.77 |
| C | 0.008 | 0.015 |  | 0.204 | 0.381 |
| D | 0.745 | 0.840 | 4 | 18.93 | 21.33 |
| $\mathrm{D}_{2}$ | 0.005 | - | 5 | 0.13 | - |
| E | 0.300 | 0.325 | 6 | 7.62 | 8.25 |
| $\mathrm{E}_{1}$ | 0.240 | 0.280 | 7,8 | 6.10 | 7.11 |
| ${ }^{1}$ | 0.090 | 0.110 | 9 | 2.29 | 2.79 |
| ${ }^{\text {A }}$ | 0.30 |  | 10 | 7.82 | Tp |
| ${ }^{\bullet} B_{B}$ | - | 0.410 | 11 | - | 10.41 |
| L | 0.115 | 0.150 | 10 | 2.93 | 3.81 |
| N |  |  | 12 |  | 8 |
| S | - | - | 13 | - | - |
| 92CM-34834RI |  |  |  |  |  | within $.76 \mathrm{~mm}(.030 \mathrm{In}$.)

(EM) Suffix
16-Lead Modified Dual-In-Lin. Plastic


## QUAD-IN-LINE PLASTIC PACKAGES

(QM) Suffix
Modifled 16-Lead with Integral Flat WIng-Tab Heat SInk

$$
{ }_{(135)^{0.053}}
$$


(Q) Suffix

Modifled 16-Lead with Integral Bent Down Wing-Tab Heat Sink


DIMENSIONS W PARENTHESES ARE MILLIMETER
(QM) Suffix, 16-Lead Quad-In-LIne Plastic with "Power Slab"



[^59]QUAD-IN-LINE PLASTIC PACKAGES


## Linear integrated Circuits

## Dimensionai Outilnes

## QUAD-IN-LINE PLASTIC PACKAGES

(W) Sufflx, 16-Lead Staggered


Recommended Mounting Hole Dimensions and Spacing

notes
Body width is meassured $0.040^{-\sim}(1.02 \mathrm{~mm})$ from top surface
2. Seating plane dofinmed as the function of the engle with the narrow portion of the lead.
Dimensions in parentheses are millumeter
equivalents of the bassic inch dimenisions.
(Q) Suffix, 16-Lead


92CS-17587R1
(S) Sufflx, 8-Lead TO-5 Styie with Dual-In-Line Formed Leads (DIL-CAN)

## TO-5 STYLE PACKAGES

(T) Suffix (JEDEC MO-002-AL), 8-Lead TO-5 Style


| SYMeOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| a | 0.200 TP |  | 2 | 5.88 TP |  |
| $A_{1}$ | 0.010 | 0.050 |  | 0.26 | 1.27 |
| $A_{2}$ | 0.165 | 0.185 |  | 4.20 | 4.69 |
| 08. | 0.016 | 0.019 | 3 | 0.407 | 0.488 |
| ${ }^{\circ} \mathrm{B}_{1}$ | 0.125 | 0.160 |  | 3.18 | 4.06 |
| $\mathrm{OB}_{2}$ | 0.016 | 0.021 | 3 | 0.407 | 0.533 |
| OD | 0.335 | 0.370 |  | 8.51 | 9.39 |
| $\mathrm{oD}_{1}$ | 0.305 | 0.335 |  | 7.75 | 8.50 |
| $F_{1}$ | 0.020 | 0.040 |  | 0.51 | 1.01 |
| 1 | 0.028 | 0.034 |  | 0.712 | 0.863 |
| * | 0.029 | 0.045 | 4 | 0.74 | 1.14 |
| $L_{1}$ | 0.000 | 0.050 | 3 | 0.00 | 1.27 |
| $L_{1}$ | 0.250 | 0.500 | 3 | 6.4 | 12.7 |
| $\mathrm{L}_{3}$ | 0.500 | 0.562 | 3 | 12.7 | 14.27 |
| , | $45^{\circ} \mathrm{TP}$ |  |  | $45^{\circ} \mathrm{TP}$ |  |
| $N$ | 8 |  | 6 | - |  |
| $\mathrm{N}_{1}$ | 3 |  | 5 | 3 |  |

NOTES
Heter to JEDEC Publication No 95 for Rules for Dimensioning Axial Lead Product Outlines.
4 Measure from $\operatorname{Max} \oplus \mathrm{D}$
Leads at gauge plane within $0007^{\prime \prime} 10178 \mathrm{mml}$ radium of True Position (TP) at maximum material condition
5 . $N_{1}$ is the quantity of allowable missing leads.
$6 \quad N$ is the maximum quantity of lead positions
3 $\rightarrow B$ applies between $L_{1}$ and $L_{2} \$ B_{2}$ applies between $L_{2}$ and
$0500^{\prime \prime}$ (12 70 mm ) from seating plane Diameter is uncontrotled in $\mathrm{L}_{1}$ and beyond $0500^{\prime \prime}(1270 \mathrm{~mm})$
(T) Sufflx (JEDEC MO-006-AF), 10-Lead TO-5 Style


| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| $a$ | 0.230 TP |  | 2 | 5.84 TP |  |
| A1 | 0 | 0 |  | 0 | 0 |
| A2 | 0.165 | 0.185 |  | 4.19 | 4.70 |
| ${ }_{\square} 8$ | 0.016 | 0.019 | 3 | 0.407 | 0.482 |
| ${ }_{\phi} \mathbf{B}_{1}$ | 0 | 0 |  | 0 | 0 |
| ${ }_{\square} \mathrm{B}_{2}$ | 0.016 | 0.021 | 3 | 0.407 | 0.533 |
| ${ }_{\square}$ D | 0.335 | 0.370 |  | 8.51 | 9.39 |
| ${ }^{\circ} \mathrm{D} 1$ | 0.305 | 0.335 |  | 7.75 | 8.50 |
| F1 | 0.020 | 0.040 |  | 0.51 | 1.01 |
| 1 | 0.028 | 0.034 |  | 0.712 | 0.863 |
| k | 0.029 | 0.045 | 4 | 0.74 | 1.14 |
| $L_{1}$ | 0.000 | 0.050 | 3 | 0.00 | 1.27 |
| L2 | 0.250 | 0.500 | 3 | 6.4 | 12.7 |
| L3 | 0.500 | 0.562 | 3 | 12.7 | 14.27 |
| $\cdots$ | 360 TP |  |  | $36^{\circ} \mathrm{TP}$ |  |
| $N$ | 10 |  | 6 | 10 |  |
| $\mathrm{N}_{1}$ | 1 |  | 5 | 1 |  |

## NOTES:

1. Refer to Rules for Dimensioning Axiel Lead Product Outlines.
2. Leads et gavge plane within $0.007^{\prime \prime}(0.178 \mathrm{~mm})$ radius of True Position (TP) et maximum meteriel condition.
3. $\Phi \mathrm{B}$ applies between $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$. $\phi \mathrm{B}_{2}$ applies between $\mathrm{L}_{2}$ end $0.500^{\circ \prime}(12.70 \mathrm{~mm})$ from seating plane. Diameter is uncontrollise in $L_{1}$ and beyond $0.500^{\prime \prime}(12.70 \mathrm{~mm})$.
4. Measure from Max. $\varnothing \mathrm{D}$.
5. $N_{1}$ is the quantity of allowable missing leads.
6. $N$ is the maximum quantity of lead positions.

92Cs-15835
(T) Suffix (JEDEC MO-006-AG), 12-Lead TO-5 Style

notes:

1. Refer to Rules for Dimensioning Axiel Lead Product Outlines.
2. Leads et gauge plane within $0.007^{\prime \prime}(0.178 \mathrm{~mm})$ radius of True Position (TP) et maximum meteriel condition.
3. $\Phi 8$ applies between $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$. $\Phi \mathbf{B}_{2}$ applies between $\mathrm{L}_{2}$ end $0.500^{\circ \prime}(12.70 \mathrm{~mm})$ from seating plane. Diameter is uncontrolled in $\mathrm{L}_{1}$ end beyond $0.500^{\prime \prime}(12.70 \mathrm{~mm})$.
4. Measure from Max. $\varnothing \mathrm{D}$.
5. $N_{1}$ is the quantity of allowable missing leads.
6. $N$ is the maximum quentity of lead positions.

## Linear Integrated Circults

## Dimensional Outilines

TO-5 STYLE PACKAGE (Cont'd)
(V) Suffix

10 Formed Leads Radially
Arranged TO-5 Type
(Avallable in 8 and 12-lead versions)


TO-220 STYLE (VERSA-V) PLASTIC PACKAGE
VERTICAL MOUNT $\mid$ HORIZONTAL MOUNT (M Sufflx)

orcs-30asen:

| SYMBOL | INCHES |  | MILLIMETERS |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |
| A | 0.876 | 0.896 | 22.25 | 22.75 |
| B | 0.396 | 0.408 | 10.06 | 10.36 |
| C | 0.173 | 0.182 | 4.395 | 4.622 |
| D | 0.604 | 0.619 | 15.35 | 15.72 |
| E | 0.263 | 0.273 | 6.681 | 6.934 |
| F | 0.168 | 0.188 | 4.268 | 4.775 |
| G | 0.100 | 0.104 | 2.540 | 2.641 |
| H | 0.320 | 0.340 | 8.128 | 8.638 |
| J | 0.246 | 0.254 | 6.249 | 6.451 |
| K | 0.046 | 0.054 | 1.169 | 1.371 |
| L | 0.496 | 0.508 | 12.60 | 12.90 |
| M | 0.140 | 0.150 | 3.556 | 3.810 |
| N |  | 5 |  | 5 |
| P | 0.015 | 0.020 | 0.381 | 0.406. |
| O | 0.033 | 0.040 | 0.839 | 1.016 |
| R | 0.129 | 0.139 | 3.277 | 3.530 |
| S | 0.600 | 0.630 | 15.24 | 16.00 |
| T | 0.680 | 0.710 | 17.27 | 18.03 |



| SYMBOL | INCHES |  | MILLIMETERS |  |
| :--- | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. | MIN. | MAX. |
| A | 0.726 | 0.746 | 18.44 | 18.94 |
| B | 0.396 | 0.408 | 10.06 | 10.36 |
| C | 0.173 | 0.182 | 4.395 | 4.622 |
| D | 0.604 | 0.619 | 15.35 | 15.72 |
| E | 0.263 | 0.273 | 6.681 | 6.934 |
| F | 0.221 | 0.251 | 5.614 | 6.375 |
| G | 0.100 | 0.104 | 2.540 | 2.641 |
| H | 0.143 | 0.163 | 3.633 | 4.140 |
| J | 0.246 | 0.254 | 6.249 | 6.451 |
| K | 0.046 | 0.054 | 1.169 | 1.371 |
| L | 0.496 | 0.508 | 12.60 | 12.90 |
| M | 0.140 | 0.150 | 3.556 | 3.810 |
| N | 5 |  |  |  |
| P | 0.015 | 0.020 | 0.381 | 0.406 |
| Q | 0.033 | 0.040 | 0.839 | 1.016 |
| R | 0.129 | 0.139 | 3.277 | 3.530 |

(EM) Suffix (Dual-In-Line)
Modifled 16-Lead with Integral Heat Sink


Suggested Hardware and Mounting Arrangement


NOTE: MAXIMUM TOROUE APPLIED TO MOUNTING
FLANGE IS $8 \cdot \mathrm{in} . \mathrm{Ht} ..(0.09 \mathrm{kgt} \cdot \mathrm{m})$
92CS-29194Ri

## CERAMIC FLAT PACKS

(K) Suffix (JEDEC MO-004-AF), 14-Lead

(P) Suffix

16-Lead "Power Slab" Dual-In-LIne Piastic Package


| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX. |  | MIN. | MAX. |
| A | 0155 | 0200 |  | 3.94 | 5.08 |
| $A_{1}$ | 0020 | 0050 |  | 051 | 1.27 |
| B | 0014 | 0020 |  | 0.356 | 0.508 |
| $\mathrm{B}_{1}$ | 0.035 | 0065 |  | 0.89 | 1.65 |
| C | 0008 | 0012 | 1 | 0.204 | 0.304 |
| D | 0745 | 0785 |  | 1893 | 19.93 |
| E | 0300 | 0325 |  | 762 | 8.25 |
| $E_{1}$ | 0240 | 0260 |  | 6.10 | 6.60 |
| $\mathrm{e}_{1}$ | $\begin{aligned} & 0100 \mathrm{TP} \\ & 0300 \mathrm{TP} \end{aligned}$ |  | 2 | $\begin{aligned} & 254 \mathrm{TP} \\ & 7.62 \mathrm{TP} \end{aligned}$ |  |
| ${ }^{\text {e }}$ A |  |  | 2. 3 |  |  |
| L | 0125 | 0150 |  | 318 | 3.81 |
| $\mathrm{L}_{2}$ | 0000 | 0030 |  | 0.000 | 0.76 |
| $a$ | $0^{\circ}$ | $15^{\circ}$ | 4 | $0^{\circ}$ | $15^{\circ}$ |
| N | $\begin{array}{r} 16 \\ 0 \end{array}$ |  | 5 | 16 |  |
| $\mathrm{N}_{1}$ |  |  | 6 | 0 |  |
| Q 1 | 0040 | 0075 |  | 102 | 1.90 |
| S | 0015 | 0.060 |  | 0.39 | 1.52 |

JEDEC TO-72 Package


| SYM8OL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | max | MIN | MAX |  |
| A | 0170 | 0210 | 432 | 533 |  |
| $\infty$ | 0016 | 0021 | 0406 | 0533 | 2 |
| $\omega_{2}$ | 0016 | 0019 | 0406 | 0483 | 2 |
| 90 | 0209 | 0230 | 531 | 584 |  |
| \$0, | 0178 | 0195 | 452 | 495 |  |
| - | $\begin{aligned} & 0100 \mathrm{TP} \\ & 0050 \mathrm{TP} \end{aligned}$ |  | 254 TP |  | 4 |
| $\bullet$ |  |  | 127 TP |  | 4 |
| h |  | 0030 |  | 0762 |  |
|  | 0036 | 0.046 | 0914 | 117 |  |
| k | 0028 | 0048 | 0711 | 122 | 3 |
| 1 | 0500 |  | 1270 | 127 | 2 |
| $1 /$ |  | 0.050 |  |  |  |
| ${ }^{1} 2$ | 0250 |  | 635 |  | 2. 4.6 |

Note 1 (Four leads) Maximum number ieads omitted in this outline. none - 101 The number and position of leads actualiy present are indicated in the product registiation Outime designation deter indicated in the location and minimum angular or linear spacing of any two adiacent leads
Note 2 |All leads) $00_{2}$ applies between $1_{1}$ and $1_{2}$ ob applies between I 2 and 500 " 11270 mml from seating plane Diameter is uncontrolled in 1 , and bevond 500 " 11270 mm ) from seating plane Note 3 Measured from maximum diameter of the product Note 4 Leads having maximum diameter 019 " ( 483 mm ) measured in gaging plane 054" $\left.1137 \mathrm{~mm} \cdot 001^{\prime \prime}(025 \mathrm{~mm})-000^{\prime \prime} 1000 \mathrm{~mm}\right)$ below the seating olane of the product shall be within $007^{\prime \prime}(178 \mathrm{~mm})$ ol ther true position relative to a maximum width tab
Note 5 the product mav be measured by direct methods or by gage Note 6 Tab centerline

## Linear Integrated Circuits

## Abstracts of Application Notes

## AN-3193 <br> Application Conside

 Field-Effect TransistorThis Note describes applications and vhf circuit considerations for a high-frequency $n$-channel MOS fieldeffect transistor, the RCA 3N128. Biasing requirements and basic circuit configurations are discussed, and selection of the optimum operating point and methods of automatic gain control are explained. The cross-modulation and intermodulation distortion characteristics of the 3N128 MOS transistor are compared to those of bipolar transistors, and procedures are given for the design of a practical vhf amplifier that uses the 3N128.

## AN-3341

3 pages

## VHF Mixer Design Using the RCA-3N128 MOS Transistor

The 3N128 is a vhf MOS field-effect transistor suitable for use throughout the vhf band ( 30 to 300 MHz ) as an amplifier, mixer, or oscillator. This Note discusses some of the design criteria pertinent to the construction of MOS mixers, and presents an example of a complete vhf MOS converter.

## AN-3452

7 pages
Chopper Circults Using RCA MOS Fleid-Effect Transistors
Although electromechanical relays have long been used to convert low-level dc signals into ac signals or for multiplex purposes, relays are seriously limited with respect to life, speed, and size. Conventional (bipolar) transistors overcome the inherent limitations of relays, but introduce new problems of offset voltage and leakage currents. This Note describes the use of MOS field-effect transistors in solid-state chopper and multiplex designs that have the long life, fast speed, and small size of bipolar-transistor choppers, but that eliminate their inherent offset-voltage and leakage-current problems.

## AN-3453

6 pages
An FM Tuner Using an RCA-40468 MOS-Transistor RF Ampilfier

This Note describes an FM tuner that incorporates an MOS field-effect transistor as the rf amplifier, and shows how the MOS transistor is instrumental in minimizing the spurious responses normally found in FM receivers.
AN-3535
6 pages
An FM Tuner Using Single-Gate MOS Field-Effect Transistors as RF Ampilifier and Mixer

Selection of the transistors for use in FM-tuner stages involves consideration of such device characteristics as spurious response, dynamic range, noise immunity, gain, and feedthrough capacitance. MOS field-effect transistors are especially suitable for use in FM if-amplifier and mixer stages because of their inherent superiority for spuriousresponse rejection and signal-handling capability. This Note describes an FM tuner that uses an RCA-40468 MOS transistor as the rf amplifier and an RCA-40559 MOS transistor as the mixer.
AN-4018
5 pages
Design of Gate-Protected MOS Field-Effect Transistors
MOS (metal-oxide-semiconductor) field-effect transistors are in demand for rf-amplifier applications because their transfer characteristics make possible significantly better performance than that experienced with other solid-state devices. Unless equipped with gate protection, however, MOS transistors require careful handling to prevent static discharges from rupturing the dielectric material that separates the gate from the channel. This Note describes the design of dual-gate MOS field-effect transistors that use a built-in signal-limiting diode structure to provide an effective short circuit to static discharge and limit high potential buildup across the gate insulation.

AN-4125
7 pages

## MOS/FET Blasing Techniques

Field-effect transistors are applied in rf amplifiers, and mixers, if and audio amplifiers, electrometer and memory circuits, attenuators, and switching circuits. The dual-gate MOS/FET appears to be particularly useful in rf stages because of low feedback capacitance, high transconductance, and superior cross modulation with automatic-gaincontrol capability. The rules for biasing FET's vary slightly depending on type. However, most possibilities are covered in this Note through examination of the biasing of a singlegate, a junction-gate, and a dual-gate transistor. Substrate biasing and biasing to compensate for temperature variations are also discussed.

## AN-4431

8 pages
RF Applications of the Dual-Gate MOS/FET Up to 500 MHz
The dual-gate protected, metal-oxide silicon, field-effect transistor (MOS FET) is especially useful for high-frequency applications in rf amplifier circuits. The dual-gate feature permits the design of simple AGC circuitry requiring very low power. The integrated diodes protect the gates against damage due to static discharge that may develop during handling and usage. This Note describes the use of the RCA-3N200 dual-gate MOS FET in rf applications. The 3N200 has good power gain and a low noise factor at frequencies up to 500 MHz , offers especially good crossmodulation performance, and has a wide dynamic range; its low-feedback capacitance provides stable performance without neutralization.

## AN-4590 <br> 16 pages <br> Using MOS/FET integrated Circuits in Linear Circult Applications

A brief review of MOS/FET IC device theory is given, and some linear circuit applications are surveyed. Theory discussed includes gate protection and electrical requirements. Applications include choppers, attenuators, con-stant-current sources, general-purpose amplifier circuits, and rf amplifiers, oscillators, and mixers.

ICAN-4072 ......................................... . . 8 pages Applications of the RCA-CA3048 Integrated-Circuit Ampllfler Array
The RCA-CA3048 integrated circuit, an array of four identical amplifiers, each with independent inputs and outputs, all on a single monolithic silicon chip, has an operating and storage temperature range of $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Each amplifier in the low-noise array has a typical open-loop gain of 58 dB and input impedance of 90,000 ohms. The gain-frequency response, stability, output swing versus supply voltage, and noise of the device are discussed. Circuit applications include Hartley and Colpitts Oscillators, astable multivibrators, a 4 -channel linear mixer, a driver for a 600 -ohm balanced line, and a gain-controlled amplifier.

ICAN-5015 . ....................................... 15 pages Appilcation of the RCA-CA3008 and CA3010 integratedCircult Operational Amplifiers

This Note describes the circuit arrangement, lists the performance characteristics, explains the major design considerations, and discusses typical applications of the CA3008 and CA3010 operational amplifiers. These amplifiers are silicon monolithic integrated circuits designed to operate from two symmetrical low- or medium-level dc power supplies (at supply voltages in the range from +3 volts to +6 volts).

## Supplementary Information

## Abstracts of Application Notes (Cont'd)

ICAN-5022 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 pages Appilication of the RCA-CA3004, CA3005, and CA3006 integrated-Circuit RF Ampilfiers

The CA3004, CA3005, and CA3006 rf amplifiers are discussed. These silicon-epitaxial monolithic integrated circuits are designed to operate from low or medium levels of dc supply voltage, over a range of ambient temperatures from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and at frequencies from dc to 100 MHz . They may be used with external tuned-circuit, transformer, or resistive load impedances to provide wideor narrow-band amplification, mixing, limiting, product detection, frequency generation, and generation of pulse or digital waveforms.

ICAN-5030
11 pages
Application of the RCA-CA3000 Integrated-Circuit DC Ampilfier
This Note describes the RCA-CA3000 dc amplifier, a stabilized and compensated differential amplifier that has push-pull outputs, high-impedance (0.1-megohm) inputs, and gain of approximately 30 dB at frequencies up to one MHz . Its useful frequency response can be increased to several tens of megahertz by the use of external resistors or coils. The CA3000 can be used as a single switch (with pedestal), a squelchable audio amplifier (with suppressed switching transient), a modulator, a mixer or a product detector. When suitable external components are added, it can also be used as an oscillator, a one-shot multivibrator, or a trigger with controllable hysteresis.

ICAN-5036
9 pages Application of the RCA-CA3002 integrated-Circuit IF Amplifier

The RCA-CA3002 integrated-circuit if amplifier described in this Note is a balanced differential amplifier that can be used with either a single-ended or a push-pull input and can provide either a direct-coupled or a capacitance-coupled single-ended output. Its applications include RC-coupled if amplifiers that use the internal silicon output-coupling capacitor, video amplifiers that use an external coupling capacitor, envelope detectors, product detectors, and various trigger circuits.

ICAN-5037 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 pages
Appilation of the RCA-CA3007 Integrated-Circuit Audio Ampilifier

This Application Note describes the RCA-CA3007 audio driver, a balanced differential configuration with either a single-ended or a differential input and two push-pul emitter-follower outputs. The circuit features all-monolithic silicon epitaxial construction, and is intended for use as a direct-coupled driver in a class B audio amplifier which exhibits both gain and operating-point stability over the temperature range from -55 to $+125^{\circ} \mathrm{C}$.

ICAN-5038
8 pages
Application of the RCA-CA3001 Integrated-Circuit VIdeo Ampilfier
The CA3001 silicon monolithic integrated circuit is designed for use in intermediate-frequency or video amplifiers at frequencies up to 20 MHz and in Schmitttrigger applications. This integrated circuit can be gated, and gain control can be applied. The CA3001 incorporates all-monolithic silicon epitaxial construction designed for operation at ambient temperatures from -55 to $+125^{\circ} \mathrm{C}$, balanced differential-amplifier configuration with low-impedance double-ended input, and a built-in temperaturecompensating network for gain or dc operating-point stability over the temperature range from -55 to $+125^{\circ} \mathrm{C}$.

ICAN-5213 . ........................................... 6 pages Application of the RCA CA3015 and CA3016 integratedCircuit Operational Ampilfiers
The integrated-circuit operational amplifiers CA3015 and CA3016 are identical in circuit configuration to the CA3008 and CA3010, but have an improved device breakdown voltage that permits operation from +12 -volt supplies as well as from +6 -volt or +3 -volt supplies. This Note describes the operating characteristics of the CA3015 and CA3016 at +12 volts, and discusses applications that take advantage of the higher gain-bandwidth product and increased output signal swing obtained at the higher voltages: a $50-\mathrm{dB}$ amplifier; a $10-\mathrm{dB}, 42-\mathrm{MHz}$ amplifier; a twin- T bandpass amplifier; and a voltage-follower.
ICAN-5269 $\qquad$ 7 pages
Integrated Circults for FM Broadcast Receivers
This Note describes several approaches to FM receiver design using silicon monolithic integrated circuits. The tuner section is described first, and then the if-amplifier and detector sections. Performance characteristics are described where applicable. The FM receivers discussed are designed for use from a +9 -volt supply. The key to design simplicity is the use of the RCA multifunction integrated circuits CA3005, CA3012, and CA3014. The CA3005 may be used as a cascode rf amplifier, a differential rf amplifier, a mixer-oscillator, and an if amplifier; the CA3012 and CA3014 perform if amplification, limiting, detection, and preamplification.
ICAN-5296 5 pages
Application of the RCA-CA3018 integrated-Circult Transistor Array
The CA3018 integrated circuit consists of four silicon epitaxial transistors produced by a monolithic process on a single chip mounted in a 12-lead TO-5 package. The four active devices, two isolated transistors plus two transistors with an emitter-base common connection, are especially suitable for applications in which closely matched device characteristics are required, or in which a number of active devices must be interconnected with non-integrable components such as tuned circuits, large-value resistors, variable resistors, and microfarad bypass capacitors. Such areas of application include if, rf (through 100 MHz ), video, agc, audio, and dc amplifiers.
ICAN-5299 6 pages
Appication of the RCA-CA3019 integrated-Circult Diode

## Array

The CA3019 integrated-circuit diode array provides four diodes internally connected in a diode-quad arrangement plus two individual diodes. Its applications include gating, mixing, modulating, and detecting circuits. Because all the diodes are fabricated simultaneously on a single silicon chip, they have nearly identical characteristics, and their parameters track each other with temperature variations. Consequently, the CA3019 is particularly useful in circuit configurations that require either a balanced diode bridge or identical diodes.
ICAN-5337 . 10 pages
Appication of the RCA-CA3028A and CA3028B IntegratedCircuit RD Amplifiers in the HF and VHF Ranges

The CA3028A and CA3028B monolithic-silicon integrated circuits are single-stage differential amplifiers intended for service in communications systems operating at frequencies up to 100 MHz with single power supplies. This Note provides technical data and recommended circuits for use of the CA3028A and CA3028B in rf amplifiers, autodyne converters, if amplifiers, and limiters. The CA3028A and CA3028B are suitable for use in a wide range of applications in dc, audio, and pulse amplifier service; they have been used as sense amplifiers, preamplifiers for low-level transducers, and dc differential amplifiers.

# Abstracts of Application Notes (Cont'd) <br> <br> ICAN-5338 

 <br> <br> ICAN-5338}

Application of the RCA-CA3021, CA3022, and CA3023 Integrated-Circult, Wideband Amplifiers
The CA3021, CA3022, and CA3023 integrated circuits are multipurpose high-gain amplifiers designed for use in video and AM or FM if stages in single-power-supply systems Specifically, they can be used in video amplifiers operating at frequencies through 30 MHz . AM and FM if amplifiers, and buffer amplifiers in which an isolation capability greater than 60 dB at 1 MHz is desired

## ICAN-5380

7 pages
Integrated-CIrcuit Frequency-Modulation IF Amplifiers
The discussion in this Note shows that the simplest approach to the use of the CA3012 and CA3028 integrated circuits in FM if-amplifier strips is to replace each stage in present discrete-transistor if strips with a differential amplifier. This integrated-circuit approach requires a minimum of re-engineering because a cascade of individually tuned if stages is used. From a performance point of view, this approach results in better AM rejection than that obtained with discrete circuits because of the inherent limiting achieved with the differential-amplifier configuration.
ICAN-5766 8 pages
Application of the RCA-CABO20 and CA3O20A integratedCircuit Multipurpose Wideband Power Ampilifers

The CA3020 and CA3020A integrated circuits are multipurpose, multifunction power amplifiers designed for use as power-output amplifiers and driver stages in portable and fixed communications equipment and in ac servocontrol systems. The flexibility of these circuits and the high-frequency capabilities of the circuit components make these types suitable for a wide variety of applications such as broadband amplifiers, video emplifiers, and video line drivers. Voltage gains of 60 dB or more are available, with a $3-\mathrm{dB}$ bandwidth of 8 MHz . Applications covered include audio, wideband, and driver amplifiers.

## ICAN-5841

4 pages
Feedback-Type Volume-Control CIrcults for RCA-CA3041 and CA3042 Integrated Circults
This Note describes feedback-type volume controls for use with RCA-CA3041 and CA3042 integrated circuits in television receivers. In television sets using these integrated circuits, the volume control is often located remote from the amplifier. The long leads required in such a configuration sometimes pick up undesirable signals that, in turn, cause the system to exhibit hum and noise at low volume levels. The proposed feedback-type volume control reduces hum and noise pick-up by reducing the gain of the system rather than the signal level, and thus eliminates the cost of shielding the leads.
ICAN-6048
12 pages
Some Applications of a Programmabie Power Switch/Ampilfler

The CA3094 monolithic programmable power switch/ amplifier IC consists of a high-gain preamplifier driving a power-output amplifier stage. It can deliver average power of 3 watts or peak power of 10 watts to an external load, and can be operated from either a single or dual power supply. This Note briefly describes the characteristics of the CA3094, and illustrates its use in applications such as class A instrumentations and power amplifiers, class A driveramplifiers for complementary power transistors, wide-frequency-range power multivibrators, current- or voltagecontrolled oscillators, comparators (threshold detectors), voltage regulators, analog timers (long time delays), alarm systems, motor-speed controllers, thyristor-firing circuits, battery-charge regulator circuits, and ground-fault-interrupter circuits.

ICAN- 6077 ....................................... 12 pages
AnIC Operational-Transconductance-Amplifier (OTA) with Power Capability
This Note defines the OTA and describes two circuits of this type, the CA3080 and the CA3094. The single, highly linear operational-transconductance-amplifier, the CA3080, because of its extremely linear transconductance characteristics with respect to amplifier bias current, has gained wide acceptance as a gain-control block. The CA3094 improved on the performance of the CA3080 through the addition of a pair of transistors; these transistors extended the currentcarrying capability to 300 milliamperes, peak. The CA3094, is useful in an extremely broad range of circuits in consumer and industrial applications; this Note describes only a few of the many consumer applications.
ICAN-6157
12 pages
Applications of the CA3085-Series Monoilthic ic Voltage

## Regulators

This Note describes the basic circuit of the CA3085series devices and some typical applications that include a high-current regulator, constant-current regulators, a switching regulator, a negative-voltage regulator, a dual-tracking regulator, high-voltage regulators, and various methods of providing current limiting. A circuit in which the CA3085 is used as a general-purpose amplifier is also shown.
ICAN $-6182 \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32$ pages Voitage Switches (CA3058, CA3059, and CA3079)
CA3058, CA3059, and CA3079 zero-voltage switches are monolithic integrated circuits designed primarily for use as trigger circuits for thyristors in many highly diverse ac power-control and power-switching applications. This Note discusses the operation and application of these circuits.
ICAN-6247
8 pages
Application of the CA3126Q Chroma-Processing IC Using

## Sample-and-Hold Clircult Techniques

This Note describes the CA3126Q monolithic integrated circuit intended for use in processing the chrominance signal in a color television receiver. In performing the functions of color subcarrier regeneration and chroma control, emphasis has been placed on utilizing all the information available in the signal so as to approach ultimate system performance capability, while at the same time substantially reducing the number of external components and adjustments.
ICAN-6257
. 8 pages
Application of the CA3089E FM-IF Subsystem
The CA3089E, is an FM-IF subsystem intended for use in FM receiver applications. In addition to the amplifier-limiter and quadrature detector sections, the CA3089E provides such auxiliary functions as mute, AFC output, tuning-meter output, and delayed rf-AGC. This Note briefly describes each circuit section and discusses practical aspects of designing with this device.
ICAN-6259
10 pages
Integrated-Circult Stereo Decoder Using the CA3090AQ Stereo Multiplex Demodulator

The CA3090AQ integrated circuit provides features heretofore unavailable to the receiver designer. This device needs only a single tuning adjustment, which reduces to a minimum the manual effort during assembly; the phaselocked loop maintains performance under conditions of temperature variations, humidity, and aging. The compactness of the CA3090AQ and of the required external components, added to the other attributes, makes this stereo decoder a significant advancement in the state of the art of stereo decoder designs.

## Supplementary Information

## Abstracts of Application Notes (Cont'd)

ICAN-6302 ......................................... 9 pages Description and Application of the RCA-CA3120E Inte-grated-Circult TV-Signal Processor
The CA3120E is a 16 -pin, dual-in-line monolithic-silicon integrated circuit that processes a video signal and provides the following outputs: non-inverted video output; noiseprocessed, inverted video output; dual-polarity, composite synchronization signals; and automatic gain-control signals (agc). The IC, which can be used in color or monochrome TV receivers, requires a single-polarity power supply (positive) and includes impulse-noise inversion and delay circuits that reduce the deleterious effects of impulse noise in the receiver agc and synchronization (sync) circuits. Standard agc strobing techniques are also used. The agc and impulse-noise thresholds are automatically set and require no controls. The if maximum-gain bias and the tuner agc delay may be adjusted for optimum TV-receiver performance; the time constant for the sync-separator input can also be optimized by the set designer.
ICAN-6303 ....................................... 16 pages
A Singie IC for the Complete PIX-IF-System in TV Receivers
The CA3068 linear integrated circuit is a PIX-IF-sybsystem in a shielded, quad-formed, dual-in-line, 20-lead, plastic package. This package contains all the active devices and most of the passive elements necessary for a high performance, PIX-IF-system for a TV receiver. This Note describes the receiver functions performed by the CA3068, and its application to color and monochrome TV receivers.

ICAN-666 16 pages
Applications of the CA3080 and CA3080A High-Performance Operational Transconductance Amplifiers

The CA3080 and CA3080A are similar in generic form to conventional operational amplifiers, but differ sufficiently to justify an explanation of their characteristics. This class of operational amplifier includes not only the usual differential input terminals, but an additional control terminal that enhances the device's flexibility. This Note describes the operation of the OTA and features various circuits using it.

For example, communications and industrial applications, including modulators, multiplexers, sample-and-hold circuits, gain control circuits and micropower comparators, are shown and discussed. These circuits show the operation of the OTA in conjunction with CMOS devices as postamplifiers.
ICAN-6728 .......................................... 8 pages
Application of the CA3134E Sound IF and Output Subsystems in Television Recelvers
In the CA3134, the sound IF and audio output subsystems for color or black-and-white television receivers are combined in a single monolithic integrated circuit. The consolidation of these functions into an integrated circuit minimizes the number of components needed and reduces the area of the printed-circuit board necessary for this portion of a television receiver. This consolidation also permits a reduction in manufacturers' component inventories and simplifies field servicing. Circuit characteristics, functions, and applications are discussed.
ICAN-6732 ....................................... 8 pages Measurement of Burst ("Popcorn") Nolse In Linear Integrated Circults
The advent in recent years of very high-gain operational amplifiers operating in the $1 / \mathrm{f}$ noise-frequency spectrum has placed emphasis on the need for very low-noise devices. This need is particularly true for operational amplifiers which have either low-offset characteristics and/or offset-null capability.

The traditional methods used to select very-low-noise devices for operational amplifiers involve the measurement of either spot or wideband ( $\approx 10 \mathrm{kHz}$ ) noise figures in the $1 / f$ frequency range ( 10 Hz to 10 kHz ) at various source resistances. This type of measurement, however, only provides an indication of the average noise power at the measurement frequency and does not reveal the burst ("popcorn") noise characteristics of the Device Under Test (DUT). This Note describes in detail a test that will detect burst noise.

# RCA Sales Offices, <br> Authorized Distributors and Manufacturers Representatives 

## RCA Sales Offices



## RCA Authorized Distributors



Cesco Electronics, Ltd.
909 Blvd., Charest Quest
Quebec City,
Quebec G1K 6W8
Tel: (418) 524-4641
Electro Sonic, Inc.
1100 Gordon Baker Road
Willowdale, Ontario M2H 3B3
Tel: (416) 494-1666
Hamilton Avnet (Canada) Ltd.
210 Colonnade Street
Nepean, Ontario K2E 7L5
Tel: (613) 226-1700
Hamilton Avnet Elec.
2816 21st St. N.E., Calgary
Alberta, T2E 6Z2
Tel: (403) 230-3586
Hamilton Avnet (Canada) Ltd.
6845 Rexwood Drive
Units 3,4,5
Mississauga, Ontario L4V 1M5
Tel: (416) 677-7432
Hamilton Avnet (Canada) Ltd.
2670 Sabourin Street, St.
Laurent, Quebec H4S 1M2
Tel: (514) 331-6443
L. A. Varah, Ltd.

1832 King Edward Street
Winnipeg, Manitoba R2R 0N1
Tel: (204) 633-6190
L. A. Varah, Ltd.

2077 Alberta Street,
Vancouver, B.C. V5Y IC4
Tel: (604) 873-3211
L. A. Varah, Ltd.

4742 14th Street, NE Calgary,
Alberta T2E 6L7
Tel: (403) 276-8818
L. A. Varah, Ltd.

505 Kenara Avenue, Hamilton,
Ontario L8E 3P2
Tel: (416) 561-9311
R.A.E. Industrial Electronics, Ltd.
3455 Gardner Court, Burnaby, B.C. V5G 4J7

Tel: (604) 291-8866
Raylex Ltda.
Av Providencia 1244,
Depto.D, 3er Piso
Casilla 13373, Santiago
Tel: 749835
Amplitel Ltda.
Pedro Leon Ugalde 1464
Santiago
Tel: (2) 568074
Industria de Radio y
Television S.A. (1RT)
Vic. MacKenna 3333
Casilla 170-D, Santiago
Tel: 561667
Miguel Antonio Pena Pena
Y Cia. S. En C.
Carrera 12 \#1906
Bogota

Electronica Moderna
Carrera 9A, NRO 19-52
Apartado Aereo 5361
Bogota, D.E. 1
Jose E Marulanda Montoya
Carrera 10, NRO 15-39 Of. 701
Apartado Aereo 3697
Bogota, D.E.
Electro-1mpex, S.A.
Avenida 10, Calles 10 Y 12
San Jose
Tel: 21-59-54
Gallito Tecnico, S.A.
Av. 2 Calles 4 Y 6
Apartado 10069, San Jose
Tel: 21-31-31
J. G. Valldeperas, S.A.

Calle 1, Avenidas 1-3,
Apartado Postal 3923
San Jose
Tel: 32-36-14
Tage Olsen A/S
P.O. Box 225

DK - 2750 Ballerup
Tel: 02/65 8111
Humberto Garcia, C. por A.
El Conde 366
Apartado de Correos 771
Santo Domingo
Tel: 682-3645
Elecom, S.A.
Padre Solano 202-OF. 8, P.O.
Box 9611 , Guayaquil
Sakrco Enterprises
P.O. Box 1133,

37 Kasr El Nil Street, Apt. 5
Cairo
Tel: 744440
Radio Electrica, S.A.
4A Avenida Sur Nb. 228
San Salvador
Tel: 21-5609
Radio Parts, S.A.
2A C. O. No. 319 Postal la
Dalia, P.O. Box 1262
San Salvador
Tel: 21-3019
Telercas OY
P.O. Box 33

SF - 04201 Kerava
Tel: 0/248.055
Almex S.A.
48, rue de l'Aubepine,
F - 92160 - Antony
Tel: (01) 6662112
Radio Equipments
Antares S.A.
9, rue Ernest Cognacq,
F-92301-Levallois Perret
Tel: (01) 7581111
Tekelec Airtronic S.A.
Cite des Bruyeres,
Rue Carle Vernet,
F-92310-Sevres
Tel: (01) 534.75.35

## RCA Authorized Distributors



## RCA Authorized Distributors



## RCA Authorized Distributors

U.S.

Hamilton Avnet Electronics
Commerce Drive, Commerce
Industrial Park,
Danbury, CT 06810
Tel) (203) 797-1100
Klerulff Electronics, Inc.
169 North Plains Industrial Road
Wallingford, CT 06492
Tel: (203) 265-1115
Schweber Electronles Corp.
Finance Drive,
Commerce Industrial Park
Danbury, CT 06810
Tel: (203) 792-3500
FLORIDA
Arrow Electronlcs, Inc.
1001 NW 62nd Street, Suite
108, Ft. Lauderdale, FL 33309
Tel: (305) 776-7790
Arrow Electronics, Inc.
50 Woodlake Dr., West-Bldg. B
Palm Bay, FL 32905
Tel: (305) 725-1480
Hamilton Avnet Electronics
6801 NW 15th Way
Ft. Lauderdale, FL 33068
Tel: (305) 971-2900
Hamllton Avnet Electronics
3197 Tech Drive, No.
St. Petersburg, FL 33702
Tel: (813) 576-3930
Klerulff Electronics, Inc.
3247 Tech Drive
St. Petersburg, FL 33702
Tel: (813) 576-1966
Milgray Electronlcs, Inc.
1850 Lee World Center
Suite 104
Winter Park, FL 32789
Tel: (305) 647-5747
Schweber Electronlcs Corp.
2830 North 28th Terrace
Hollywood, FL 33020
Tel: (305) 927-0511
GEORGIA
Arrow Electronics, Inc.
2979 Pacific Drive
Norcross, GA 30071
Tel: (404) 449-8252
Hamllton Avnet Electronics
5825D Peach Tree Corners
Norcross, GA 30071
Tel: (404) 447-7503
Schweber Electronics Corp.
303 Research Drive
Suite 210
Norcross, GA 30092
Tel: (404) 449-9170
ILLINOIS
Arrow Electronics, Inc.
2000 Algonquin Road
Schaumburg, IL 60193
Tel: (312) 893-9420
Hamllton Avnet Electronlcs
1130 Thorndale Avenue
Bensenville, 1L 60166
Tel: (312) 860-7700

Klerulff Electronics, Inc.
1536 Landmeier Road
Elk Grove Village, 1L 60007
Tel: (312) 640-0200
Newark Electronics
500 North Pulaski Road
Chicago, 1L 60624
Tel: (312) 638-4411
Schweber Electronics Corp.
904 Cambridge Drive
Elk Grove Village, IL 60007
Tel: (312) 364-3750
INDIANA
Arrow Electronics, Inc
2718 Rand Road
Indianapolis, IN 4624
Tel: (317) 243-9353
Graham Electronics Supply, Inc.
133 S. Pennsylvania Street
Indianapolis, IN 46204
Tel: (317) 634-8202
Hamilton Avnet Electronles, Inc.
485 Gradle Drive
Carmel, IN 46032
Tel: (317) 844-9333
KANSAS
Hamllton Avnet Electronlcs
9219 Quivira Road
Overland Park, KS 66215
Tel: (913) 888-8900
LOUISIANA
Sterling Electronlcs, Inc.
3005 Harvard St., Suite 101
Metairie, LA 70002
Tel: (504) 887-7610
MARYLAND
Arrow Electronics, Inc.
4801 Benson Avenue
Baltimore, MD 21227
Tel: (301) 247-5200
Hamllton Avnet Electronics
6822 Oakhall Lane
Columbia, MD 21045
Tel: (301) 995-3500
Pyttronic Industrles, Inc.
Baltimore/ Washington Ind. Pk.
8220 Wellmoor Court
Savage, MD 20863
Tel: (301) 792-0780
Schweber Electronics Corp.
9218 Gaithers Road
Gaithersburg, MD 20877
Tel: (301) 840-5900
Zebra Electronics, Inc.
2400 York Road
Timonium, MD 21093
Tel: (301) 252-6576
MASSACHUSETTS
Arrow Electronics, Inc.
Arrow Drive
Woburn, MA 01801
Tel: (617) 933-8130
Hamliton Avnet Electronlcs
50 Tower Office Park
Woburn, MA 01801
Tel: (617) 935-9700

Kierulff Electronics, Inc.
13 Fortune Drive
Billerica, MA 01821
Tel: (617) 667-8331
A. W. Mayer Co

34 Linnell Circle
Billerica, MA 01821
Tel: (617) 229-2255
Schweber Electronics Corp.
25 Wiggins Avenue
Bedford, MA 01730
Tel: (617) 275-5100
Sterling Electronles, Inc.
411 Waverly Oaks Road
Waltham, MA 02154
Tel: (617) 894-6200
MICHIGAN
Arrow Electronics, Inc.
3810 Varsity Drive
Ann Arbor, M1 48104
Tel: (313) 971-8220
Hamilton Avnet Electronles
2215 29th Street
Grand Rapids, M1 49503
Tel: (616) 243-8805
Hamllton Avnet Electronics
32487 Schoolcraft Road
Livonia, MI 48150
Tel: (313) 522-4700
Schweber Electronics Corp.
12060 Hubbard Avenue
Livonia, M1 48150
Tel: (313) 525-8100

## MINNESOTA

Arrow Electronics, Inc.
5230 West 73rd Street
Edina, MN 55435
Tel: (612) 830-1800
Hamilton Avnet Electronles
10300 Bren Road, East
Minnetonka, MN 55343
Tel: (612) 932-0600
Kierulff Electronics, Inc.
7667 Cahill Road
Edina, MN 55435
Tel: (612) 941-7500
Schweber Electronics Corp.
7422 Washington Avenue, So
Eden Prairie, MN 55344
Tel: (612) 941-5280
MISSOURI
Arrow Electronics, Inc.
2380 Schuetz Road
St. Louis, MO 63141
Tel: (314) 567-6888
Hamilton Avnet Electronics
13743 Shoreline Court East
Earth City, MO 63045
Tel: (314) 344-1200
Klerulff Electronlcs, Inc.
2608 Metro Park Boulevard
Maryland Heights, MO 63043
Tel: (314) 739-0855

## RCA Authorized Distributors

U.S.

NEW HAMPSHIRE
Arrow Electronics, Inc.
One Perimeter Drive
Manchester, NH 03103
Tel: (603) 668-6968
NEW JERSEY
Arrow Electronics, 1nc.
Pleasant Valley Avenue
Moorestown, NJ 08057
Tel: (609) 235-1900
Arrow Electronics, Inc
Two Industrial Road
Fairfield, NJ 07006
Tel: (201) 575-5300
Hamllton A vnet Electronics
Ten Industrial Road
Fairfield, NJ 07006
Tel: (201) 575-3390
Hamllton Avnet Electronics
One Keystone Avenue
Cherry Hill, NJ 08003
Tel: (609) 424-0110
Kierulff Electronics, Inc.
37 Kulick Road
Fairfield, NJ 07006
Tel: (201) 575-6750
Schweber Electronics Corp.
18 Madison Road
Fairfield, NJ 07006
Tel: (201) 227-7880
NEW MEX1CO
Arrow Electronics, lnc.
2460 Alamo, SE
Albuquerque, NM 87106
Tel: (505) 243-4566
Hamilton Avnet Electronics
2524 Baylor S.E
Albuquerque, NM 87106
Tel: (505) 765-1500
Sterling Electronics, Inc.
3540 Pan American
Freeway, N.E.
Albuquerque, NM 87107
Tel: (505) 884-1900
NEW YORK
Arrow Electronics, Inc.
900 Broad Hollow Road
Route 110, Farmingdale, L1,
NY 11735
Tel: (516) 694-6800
Arrow Electronics, Inc.
7705 Maltlage Drive
Liverpool, NY 13088
Tel: (315) 652-1000
Arrow Electronics, 1nc.
3000 South Winton Road
Rochester, NY 14623
Tel: (716) 275-0300
Hamilton Avnet Electronics
Five Hub Drive
Melville, NY 11746
Tel: (516) 454-6000
Hamilton Avnet Electronics
333 Metro Park
Rochester, NY 14623
Tel: (716) 475-9130
Hamilton Avnet Electronles
16 Corporate Circle
East Syracuse, NY 13057
Tel: (315) 437-2641

Milgray Electronics, Inc.
191 Hanse Avenue
Freeport, L1, NY 11520
Tel: (516) 546-6000
Schweber Electronics Corp.
Three Townline Circle
Rochester, NY 14623
Tel: (716) 424-2222
Schweber Electronlcs Corp.
Jericho Turnpike
Westbury, LI, NY 11590
Tel: (516) 334-7474
Summit Distributors, Inc.
916 Main Street
Buffalo, NY 14202
Tel: (716) 884-3450
NORTH CAROLINA
Arrow Electronics, Inc.
938 Burke Street,
Winston-Salem, NC 27101
Tel: (919) 725-8711
Hamilton Avnet Electronics
2803 Industrial Park
Raleigh, NC 27609
Tel: (919) 829-8030
Kierulff Electronics Inc.
1800 \#E Fairfax Road
Greensboro, NC 27407
Tel: (919) 852-9440
OHIO
Arrow Electronics, Inc.
7620 McEwen Road
Centerville, OH 45459
Tel: (513) 435-5563
Arrow Electronics, Inc.
6238 Cochran Road
Solon, OH 44139
Tel: (216) 248-3990
Hamilton Avnet Electronics, Inc.
4588 Emery Industrial Parkway
Cleveland, OH 44128
Tel: (216) 831-3500
Hamilton Avnet Electronlcs
954 Senate Drive
Dayton, OH 45459
Tel: (513) 433-0610
Hughes-Peters, Inc.
481 East 11th Avenue
Columbus, OH 43211
Tel: (614) 294-5351
Kierulff Electronics, Inc.
23060 Miles Road
Cleveland, OH 44128
Tel: (216)587-6558
Schweber Electronics Corp.
23880 Commerce Park Road
Beachwood, OH 44122
Tel: (216) 464-2970
OKLAHOMA
Kierulff Electronics, Inc.
Metro Park 12318 East 60th
Tulsa, OK 74145
Tel: (918) 252-7537

## OREGON

Hamilton Avnet Electronics
6024 S.W. Jean Road,
Bldg. B-Suite J,
Lake Oswego, OR 97034
Tel: (503) 635-8157

Wyle Distribution Group
5289 N.E. Ezam Young Parkway
Hillsboro, OR 97123
Tel: (503) 640-6000
PENNSYLVANIA
Arrow Electronles, 1nc.
650 Seco Road
Monroeville, PA 15146
Tel: (412) 856-7000
Herbach \& Rademan, Inc.
401 East Erie Avenue
Philadelphia, PA 19134
Tel: (215) 426-1700
Schweber Electronics Corp.
231 Gibralter Road
Horsham, PA 19044
Tel: (215) 441-0600
TEXAS
Arrow Electronics, Inc.
13715 Gamma Road
Dallas, TX 75240
Tel: (214) 386-7500
Arrow Electronics, Inc.
10700 Corporate Drive \#100
Stafford, TX 77477
Tel: (713) 491-4100
Hamilton Avnet Electronlcs
2401 Rutland Drive
Austin, TX 78758
Tel: (512) 837-8911
Hamilton Avnet Electronics
2111 West Walnut Hill Lane
Irving, TX 75060
Tel: (214) 659-4111
Hamilton Avnet Electronics
8750 Westpark
Houston, TX 77063
Tel: (713) 975-3515
Kierulff Electronics, 1nc.
3007 Longhorn Blvd., Suite 105
Austin, TX 78758
Tel: (512) 835-2090
Kierulff Electronles, Inc.
9610 Skillman Avenue
Dallas, TX 75243
Tel: (214) 343-2400
Kierulff Electronics, 1nc.
10415 Landsbury Drive, Suite 210
Houston, TX 77099
Tel: (713) 530-7030
Schweber Electronics Corp.
4202 Beltway,
Dallas, TX 75234
Tel: (214) 661-5010
Schweber Electronics Corp.
10625 Richmond Ste. 100
Houston, TX 77042
Tel: (713) 784-3600
Sterling Electronics, Inc.
2335A Kramer Lane, Suite A
Austin, TX 78758
Tel: (512) 836-1341
Sterling Electronics, Inc.
11090 Stemmons Freeway
Stemmons at Southwell
Dallas, TX 75229
Tel: (214) 243-1600
Sterling Electronics, Inc.
4201 Southwest Freeway
Houston, TX 77027
Tel: (713) 627-9800

## RCA Authorized Distributors

| U.S. | UTAH | WISCONSIN | West Indies | Da Costa and Musson Ltda. |
| :---: | :---: | :---: | :---: | :---: |
|  | Hamilton Avnet Electronics | Arrow Electronics, Inc. |  | Carlisle House |
|  | 1585 West 2100 South | 430 West Rawson Avenue |  | Hincks Street |
|  | Salt Lake City, UT 84119 | Oak Creek, WI 53154 |  | P.O. Box 103 |
|  | Tel: (801) 972-2800 | Tel: (414) 764-6600 |  | Bridgetown, Barbados |
|  |  | Hamilton Avnet Electronics |  | l: 608-50 |
|  | 2121 S. 3600 West Street | 2975 South Moorland Road | West Germany | Alfred Neye Enatechnik GmbH |
|  | Salt Lake City, UT 84119 | New Berlin, W1 53151 |  | Schillerstrasse 14, |
|  | Tel: (801) 973-6913 | Tel: (414) 784-4510 |  | 2085 Quickborn |
|  | Wyle Distribution Group | Kierulff Electronics, Inc. |  | Tel: 04106/6121 |
|  | 1959 South 4130 West Unit B | 2212 East Moreland Blvd. |  | ECS Hilmar Frehsdorf GmbH |
|  | Salt Lake City, UT 84104 | Waukesha, W1 53186 |  | Electronic Components Service |
|  | Tel: (801) 974-9953 | Tel: (414) 784-8160 |  | Carl-Zeiss Strasse 3 |
|  | WASHINGTON | Taylor Electric Company |  | Tel: 04106/71058-59 |
|  | Arrow Electronics, Inc. | 1000 W. Donges Bay Road |  | Beck GmbH \& Co. |
|  | 14320 N.E. 21st Street | Mequon, WI 53092 |  | Elektronik Bauelemente KG |
|  | Bellevue, WA 98005 Tel: (206) $643-4800$ Venezuela | Tei: (414) 241-4321 Dinaradio, C.A. |  | Eltersdorfer Strasse 7, |
|  | Hamilton A vnet Electronics | Conjunto Industrial El |  | 8500 Nurnberg 15 <br> Tel: 0911/34961-66 |
|  | 14212 N.E. 21st Street | Cedralito No. 6 |  | Elkose GmbH |
|  | Bellevue, WA 98005 | KM3, Carretera |  | Bahnhofstrasse 44, |
|  | Tel: (206) 453-5874 | MAIL ADDRESS: Apartad o Postal 60429 |  | 7141 Moglingen |
|  | Kierulff Electronics, Inc. 1005 Andover Park E | Chacao |  | Tel: 07141/4871 |
|  | Tukwila, WA 98188 | Tele-Cuba, S.A. |  | Sasco GmbH |
|  | Tel: (206) 575-4420 | Av. Este O, No. 164, Ferrenquin |  | Hermann-Oberth-Strasse 16 |
|  | Robert E. Priebe Company | a la Cruz, La Candelaria, Caracas |  | Tel: 089/46111 |
|  | 2211 5th Avenue <br> Seattle, WA 98121 | Tel: 55-62-71 |  | Spoerle Electronic KG |
|  | Tel: (206) 682-8242 | P. Benavides, P., S.R.L. |  | Max-Planck Strasse 1-3, |
|  | Wyle Distribution Group | Residencies Camarat, Local 7 La Candelaria, Caracas |  | 6072 Dreieich bei Frankfurt <br> Tel: 06103/3041 |
|  | 1750 132nd Avenue, N.E. Bellevue, WA 98005 | MAlL ADDRESS: Apartado Postal 20.249 | Yugoslavia | Avtotehna |
|  | Bellevue, WA 98005 <br> Tel: (206) 453-8300 | San Martin, Caracas |  | P.O. Box 593, Celovska 175 |
|  | Tei: (206) 453-8300 |  |  | Ljubljana 61000 |
|  |  |  |  | Tel: 552341 |

## RCA Manufacturers' Representatives

U.S.

| Arizona | Thom Luke Sales, Inc. 2940 North 67th Place Suite H Scotisdale, AZ 85251 Tel: (602) 941-1901 |
| :---: | :---: |
| California | C \& K Assocs. <br> 8333 Clairemont Mesa Blvd. <br> Suite 105 <br> San Diego, CA 92111 <br> Tel: (714) 279-0420 |
| Florida | Bohman Assocs., Inc. 130 North Park Avenue Apopka, FL 32703 Tel: (305) 886-1882 |


| Massachusetts | New England Technical Sales | South Carolina | CSR Electronics |
| :--- | :--- | :--- | :--- |
|  | Corp. |  | 111 Greenhouse Court |
|  | 135 Cambridge Street |  | Columbia, SC 29210 |
|  | Burlington, MA 01803 |  | Tel: (404) 396-3720 |
|  | Tel: (617) 272-0434 | Texas | Southern States Marketing, Inc. |
| New York | Astrorep, Inc. |  | 16910 Dallas Parkway |
|  | 300 Sunrise Highway |  | Suite 222 |
|  | Suite 2B |  | Dallas, TX 75248 |
|  | West Babylon, NY 11704 |  | Tel: (214) 387-2489 |
|  | Tel: (516) 422-2500 |  | Washington |
| Ohio | Lyons Corp. |  | Pestern Technical Sales, Inc. |
|  | 4812 Frederick Road |  | Bellevex 3923 WA 98009 |
|  | Suite 101 |  | Tel: (206) 641-3900 |

## Linear Integrated Circuits

## CA3091D

provided at the output of the divider alignment circuit in order to separate the ac signal from the dc signal and, thus, avoid interaction between the calibrating potentiometers.
The alignment procedure for the square-rooter function (Fig. 21) is identical to the alignment procedure for the divider function. The input voltage range is limited to $0<V_{1} \leqslant$ 10 V . This limitation is necessary in order to prevent the output voltage ( $\mathrm{V}_{0}$ ) from latching to the negative output saturation voltage of the operational amplifier. Table II describes the divider alignment procedure.


Fig. 16-Typical multifunction circuit arrangement utilizing the CA3091D and CA3741T.

b) Component side.

Fig.17-Photographs of a printed-circuit board for multifunction applications (multiplier, squarer, divider, square rooter) utilizing the CA3091D and CA3741T.

Table II - Divider Alignment Procadure

| $\begin{aligned} & \text { Stap } \\ & \text { No. } \end{aligned}$ | Set |  | Measure | Outpur Coupting | Test Equipment Used | Adjust | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $v_{z}$ | $\begin{aligned} & v_{y} \\ & v^{2} \end{aligned}$ |  |  |  |  |  |
| 1 | - | - | - | - | - | - | Set all potantiometers to center of range. |
| 2 | 0 | $\mathrm{V}_{\mathrm{S}}$ | vo | ac | ac-VM | $\mathrm{o}_{\text {7ero }}$ | Adjust for minimutr reading. |
| 3 | 0 | 10V dc | vo | de | dc - Vm | ${ }^{\text {babance }}$ | Adjuss for OV dc output. |
| 4 | $\mathrm{V}_{\mathrm{S}}$ | $V_{s}$ | $v_{0}$ | ${ }_{\text {ac }}$ | $\mathrm{ac}-\mathrm{Vm}$ | Vbalance | Adjust for minimum reading. |
| 5 | $5 \mathrm{~V} d \mathrm{c}$ | 5 V dc | $v_{0}$ | dc | dc - Vm | kadjust | Adjust for 10 V de output. |

## REA Solid State

## REI

Solid State

## DATABOOK Series SSD-240B

SSD-240B

Op Amps
A/D Converters
Bisplay Drivers
Comparators
Voltage Regulators
Arrays
Audio Circuits
TV Signal Processors
Tuner Centrol Circuits MOS/FET's


[^0]:    * MIL-38510A, paragraph 3.5.6.1(a), lead material.

[^1]:    *Trade Mark: Emerson and Cumming, Inc.

[^2]:    * Values apply for each section of the dual amplifiers.

[^3]:    Logic $1=5 \mathrm{~V}$
    Logic $0=0 \mathrm{~V}$

[^4]:    - Formerly Dev. Type No. TA10841

[^5]:    *The maximum limit represents the levels obtainable on high speed automatic test equipment. Typical values are obtained under laboratory conditions.

[^6]:    *Formerly Dev. No. TA5807X and TA6029 respectively.
    

    NOTE PIN 4 IS CONNECTED TO CASE
    Features: ${ }_{2 c 5} 202028$

    CA.6078AT

    ## Applications:

    - Portable electronics
    - Medical electronics
    - DC amplifier
    - Narrow-band or band-pass filter
    - Integrator or differentiator
    - Instrumentation
    - Telemetry
    - Summing amplifier
    
    - Input offset voltage: $3.5 \mathrm{~m} V$ max.
    - Operates with low total supply voltage: 1.5 V min. ( $\pm 0.75 \mathrm{~V}$ )
    - Low quiescent operating current: adjustable for application optimization
    - Input bias current: adjustable to below 1 nA

[^7]:    $\mathbf{A}_{\text {If }}$ Supply Voltage is less than $\pm 15$ volts, the Absolute Maximum Input Voltage is equal to the Supply Voltage.

    - Short circuit may be applied to ground or to either supply.

[^8]:    *", Digital-to-Analog Conversion Using the
    RCA-CD4007A COS/MOS IC', Application
    Note ICAN-6080.

[^9]:    *See File No. 475 and ICAN-6668.

[^10]:    * ICAN-6668 "Applications of the CA3080 and CA3080A High-Performance Operational Transconductance Amplifiers".

[^11]:    - "Operational Amplifiers Design and Applications", J. G. Graeme, McGraw-Hill Book Company, page 308 - "Negative Immittance Converter Circuits".

[^12]:    $\dagger$ For general information on the characteristics of COS/MOS transıstor-pairs in linear-circuit applications, see File No. 619, data bulletin on CA3600E "COS/MOS Transistor Array".

[^13]:    * "Digital-to-Analog Conversion Using the RCACD4007A COS/MOS IC', Application Note CAN-6080

[^14]:    *at 220 V OPERATION, triac Should be t23000,
    RS $=18 \mathrm{k}, 5 \mathrm{w}$

[^15]:    - Formerly Dev. Type No. TA10590.

[^16]:    * Short circuit may be applied to ground or to either supply.

[^17]:    * Formerly Developmental No. TA6189.

[^18]:    ${ }_{*}^{4}$ At $T_{A}=+125^{\circ} \mathrm{C}$
    At $T_{A}=-55^{\circ} \mathrm{C}$

[^19]:    * Inputs must not go more negative than -0.3 V .
    ${ }^{4}$ Short circuits from the output to $\mathrm{V}^{+}$can cause excessive heating and eventual destruction. The maximum output current independent of $\mathrm{V}^{+}$is approximately 20 mA .

[^20]:    *BIMOS types

[^21]:    *P.C. board courtesy ETS. Velleman P.V.B.A., St. Amandsberg, Belgium

[^22]:    *This device requires only a single phase clock. The terminology of $\phi 1$ and $\phi 2$ refers to the High and Low periods of the same clock.

[^23]:    - Formerly Developmental Type No. TA11279.

[^24]:    *Formerly Dev. Type No. TA10563 and TA10564, - respectively.
    MAXIMUM RATINGS, Absolute-Maximum Values:
    DC SUPPLY VOLTAGE:55 V
    $V_{\text {CC }}$, Pin 3 to GND, Pin 106 V
    VDD, Pin 4 to GND, Pin 10.750 mWDEVICE DISSIPATION:$.13 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$Up to $T_{A}=+85^{\circ} \mathrm{C}$.Above $\mathrm{T}_{A}=+85^{\circ} \mathrm{C}$AMBIENT TEMPERATURE RANGE:
    Operating ..... -40 to $+85^{\circ} \mathrm{C}$
    Storage
    LEAD TEMPERATURE (DURING SOLDERING):At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max.$.265^{\circ} \mathrm{C}$

[^25]:    Voltages are not normally applied between these terminals.
    Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

[^26]:    - Tarminols 1 \& 14, or 7 \& B. (CA3102E) 1 \& 12 or $6 \& 7$ (CA3049T)
    - Tarminals $13 \& 4$, or $6 \& 11$. (CA3102E) $10 \& 11$ or $4 \& 5$ (CA3049T)

[^27]:    * Pulse Conditions: width $=300 \mu \mathrm{~s}$; duty cycle $=1 \%$.

[^28]:    *Formerly developmental type TA5799A.

[^29]:    ${ }^{*} V_{T}=V_{P}-V_{S}$ (Fig. 22)

[^30]:    - Caution on Total Package Power Dissipation: The maximum total package dissipation rating for the CA3118 Series circuits is 450 mW at temper atures up to $+85^{\circ} \mathrm{C}$, then derate linearly at $5 \mathrm{~mW}{ }^{\circ} \mathrm{C}$. The maximum total package dissipation rating for the CA3146 and CA3183 Series circuits is 750 mW at temperatures up to $+55^{\circ} \mathrm{C}$, then derate linearly at $6.67 \mathrm{~mW}{ }^{\circ} \mathrm{C}$.

[^31]:    NOTE: Related predecessor types are shown in shaded areas.

[^32]:    - A maximum dissipation of 5 transistors $\times 150 \mathrm{~mW}=750 \mathrm{~mW}$ is possible for a particular application

[^33]:    §The collector of each transistor of these devices is isolated from the substrate by an integral diode. The substrate (terminal 5/CA3227E and terminal 13/CA3246E) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action.

[^34]:    * Trade Mark: Emerson and Cumming, Inc.

[^35]:    * Refer to Figs. 8 through 12 for Measurement and Symbol Information.

[^36]:    \#30V (CA3085), 40V(CA3085A), 50V(CA3085B)

    - RSCP: Short-circuit protection resistance
    - Load Regulation $=\frac{\Delta V_{\text {OUT }}}{V_{\text {OUT }}(\text { initial })} \times 100 \%$
    $\pm$ Line Regulation $\left.=\frac{\left(\Delta V_{Q U T}\right)}{\left(V_{\text {OUT }}(\text { initial })\right.} \right\rvert\,\left(\Delta V_{I N}\right) \quad \times 100 \%$

[^37]:    OPERATING-TEMPERATURE RANGE
    $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
    STORAGETEMPERATURE RANGE . . . . . . . . . . . . . . . . $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
    LEAD TEMPERATURE (During Soldering)
    At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$
    from case for 10 seconds max.
    MAXIMUM SINGLE-ENDED INPUT.
    SIGNAL VOLTAGE . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm .3 .5$
    MAXIMUM COMMON-MODE INPUT.
    SIGNAL VOLTAGE . . . . . . . . . . . . . . . . . . . . . . . . . 2.5 V. +3.5 V
    MAXIMUM DEVICE DISSIPATION . . . . . . . . . . . . . . . . 300 mW

[^38]:    OPERATING-TEMPERATURE RANGE $.55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

    STORAGE-TEMPERATURE RANGE $.65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

    LEAD TEMPERATURE (During Soldering)
    At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$
    from case for 10 seconds max. $+265^{\circ} \mathrm{C}$

    MAXIMUM SINGLE-ENDED INPUT-
    SIGNAL VOLTAGE $\pm 2.5 \mathrm{~V}$
    MAXIMUM COMMON-MODE INPUT-
    SIGNAL VOLTAGE
    $\pm 2.5 \mathrm{~V}$
    MAXIMUM DEVICE DISSIPATION . . . . . . . . . . . . . . . . . 300 mW

[^39]:    * Does not appiy to CA3053

[^40]:    ${ }^{\Delta}$ Reference Substrate
    Note 1: External connection required for proper operation.

    * Voltages are not normally applied between these terminals. Voltages appearing between these terminals will be safe if the specified limits between all other terminals are not exceeded.

[^41]:    * Formerly Developmental Type TA5855A.

[^42]:    NOTE: See page 7 for "Symbols, Terms and Definitions".

[^43]:    * BIMOS type
    ** PAL
    *** 625 Line
    $\Delta$ CMOS types

[^44]:    * Terminal numbers in parentheses are for 14 -lead dual-in-line plastic package.

[^45]:    

[^46]:    *Formerly RCA Developmental No. TA10692.
    **Refer to CCIR Standards.

[^47]:    - Formerly RCA Dev. Type Nos. TA10955 and TA11324, respectively.

[^48]:    *For additional information refer to the IEEE
    Transactions on Broadcast and TV Receivers,"
    August 1970, pp. 185-195, Vol. BTR No. 3.
    Also refer to ICAN6302.

[^49]:    Although the CA3144E is rated for maximum dissipation of 750 mW , it is recommended that the current into terminal 13 be limited by external circuit resistance to 39 mA for a typical voltage at terminal 13 of 12.3 volts.

[^50]:    MAXIMUM RATINGS, Absolute-Maximum Values at $T_{A}=25^{\circ} \mathrm{C}$ :
    INPUT VOLTAGE (Terminal 1 or 2)
    $\qquad$
    $\qquad$ SUPPLY VOLTAGE:
    $\qquad$
    $\qquad$DEVICE DISSIPATION:Up to $T_{A}=55^{\circ} \mathrm{C}$750 mWAbove $T_{A}=55^{\circ} \mathrm{C}$derate linearly at $7.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
    AMBIENT TEMPERATURE RANGE ( $T_{A}$ )
    Operating -40 to $+85^{\circ} \mathrm{C}$65 to $+150^{\circ} \mathrm{C}$
    LEAD TEMPERATURE (During Soldering):At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 seconds max.$+265^{\circ} \mathrm{C}$

[^51]:    * The CA3068 is described in RCA data bulletin

    File No. 467

[^52]:    * The total current drain may be determined by dividing $\mathrm{P}_{\mathrm{T}}$ by $\mathrm{V}_{\mathrm{CC}}$.

[^53]:    *"Playthrough" voltage is the unwanted signal, measured at Terminal 8, when the volume control is set for minimum output.

[^54]:    *Formerly RCA Developmental No. TA10535.

[^55]:    * Use Gen 2 at $f=10,000 \mathrm{~Hz}$; S3 closed
    ** $\mathrm{Fmod}=3 \mathrm{MHz}$; compare reading to demod. output
    *** Close S4; compare reading to demod. output
    **** Change in Pin 11 DC voltage under squelched and non-squelched condition

[^56]:    - Formerly Developmental Type No. TA10642.

[^57]:    Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated.

[^58]:    *Formerly Developmental Type TA5842.

[^59]:    NOTES: Rules for Dimenationing (JEDEC Pubication No. 95) Ior Axisel Lend Product Outlinges.
    Whan this dovice in aupplied soldor-dipped, the maxilmum weed
    Thickness (narrow portion) will not exceedd $0.013^{-1}(0.23 \mathrm{~mm})$.
    
    3. C. applies in zone $L$, when unit instelies.
    a. a epolites to spresed ieges prior to tmizulation.
    3. $N$ ta the meximum quanitty of lead poatione.
    C. Nith tha quantity of alloweble meseing leoce.

    7 Buigino to $0.250^{\circ}(7.11 \mathrm{~mm})$ permiselible at points of debcoeving.

