

# RC-discharge clock makes a-d encoder logarithmic

by V. Ramprakash  
Electronic Systems Research, Madurai, India

This analog-to-digital converter produces a 12-bit digital output that represents the natural logarithm of an input audio signal in the 1-to-1,000-millivolt (60-decibel) range. It is useful for monitoring slow changes in many natural processes. The circuit also may be adapted for use as a combination voice compander and encoder in a digital communications system.

Operation is based on the principle that the discharge rate of a voltage stored across a resistance-capacitance network is proportional to the logarithm of the ratio of the instantaneous to the initially applied voltage. When the voltage across the RC network is used to control the gating time of a counter, the counter's output is a binary-coded decimal number equal to  $\ln V_i$ , where  $V_i$  is the input voltage.

The voltage across a discharging capacitor,  $V_c$ , in an RC network is given by:

$$V_c = V_r e^{-t/RC}$$

where  $V_r$  is the initial voltage. This equation, when

transposed, becomes:

$$t = -RC \ln(V_c/V_r)$$

Let  $t_i$  represent the time it takes the capacitor to discharge from  $V_r$  to the input voltage  $V_i$ . If during this time a down counter is gated while being clocked at frequency  $f_c$ , the number of counts reached will be:

$$n_d = f_c t_i = -f_c RC \ln(V_i/V_r)$$

More generally, if the down counter is initially at a count of  $n_i$ , then the net count  $n_n$  after time  $t_i$  will be:

$$n_n = n_i - n_d = n_i + f_c RC \ln(V_i/V_r)$$


Letting  $V_r = 1,000$  mv and  $n_i = 690$ , we arrive at:

$$n_n = 690 - 100 \ln 1000 + 100 \ln V_i = 100 \ln V_i$$

which can be reduced to  $n_n = \ln V_i$  with appropriate scaling in a practical circuit.

The circuit shown in the figure implements the derived equation. When the output of the 555 timing clock is high, the 74192 up-down counter is loaded with the number 690 as shown in the table. At the same time, capacitor  $C_T$  is charged to 3.3 volts.  $R_1$  facilitates the scaling of this voltage so that the potential as seen at the noninverting input of the comparator is 1 v.

When the output of the timing clock moves low, the 74192 begins to count down at a lo-kilohertz rate and  $C_T$  begins to discharge. As the voltage at the noninverting input drops below the sample voltage,  $V_i$ , the



LOADING OF 74192 UP-DOWN COUNTER

COUNTER	NUMBER	CODING			
		A	B	C	D
A <sub>1</sub>	6	1	1	0	0
A <sub>2</sub>	9	1	0	0	1
A <sub>3</sub>	0	0	0	0	0

**Natural processing.** Circuit is logarithmic a-d converter and digital encoder in one. Voltage across  $C_T$ , which decays exponentially at start of each sampling cycle, controls gating time of 74192 counters, ensuring logarithmic response. Counters are preset to 690 before each encoding to eliminate constant-coefficient terms inherent in circuit's transfer function, so that output from counter is  $n = \ln V_i$ .

comparator output moves low and generates a latch pulse for the BCD-to-seven-segment displays, or 4-bit latches, as required. Thus the contents of the counter are stored in either the display or the latches. The sequence is then repeated. Note that a decimal point is located in the most significant display (corresponding to counter A,) so that the natural logarithm of a 1,000-mv input encoder.

signal will be correctly displayed as 6.90.

The low-frequency clock limits the input signal sampling rate to 13 hertz. However if the clock frequency is increased to 5 kHz or so, and the clock counter is replaced by one that can run at a few megahertz, the circuit will serve as an excellent speech