

Understanding the stable range of equivalent series resistance of an LDO regulator

By **Bang S. Lee**

Application Specialist, Power Management

This application note explores the stable range of equivalent series resistance (ESR) values for LDO regulators. An ac model of an LDO regulator is presented to discuss the LDO frequency response. Both stable and unstable ESR ranges are examined.

An ac model of an LDO regulator

Figure 1 shows the essential elements of a PMOS LDO regulator. The LDO regulator can be partitioned into four separate and distinct functional blocks—the pass element, the reference, the sampling resistor, and the error amplifier. The error amplifier is modeled by a transconductor (g_a) with a load comprised of capacitor C_{par} and resistor R_{par} . The parasitic parameters (C_{par} , R_{par}) represent both the output impedance of the error amplifier and the input impedance of the series pass element. The series pass element (PMOS transistor) is modeled by a small signal model with transconductance g_p . An output capacitor C_o with an equivalent series resistor (R_{ESR}) and a bypass capacitor C_b are added.

From Figure 1, the output impedance is given by


$$Z_o = R_{12p} \left\| \left(R_{ESR} + \frac{1}{sC_o} \right) \right\| \frac{1}{sC_b} \quad (1)$$

$$= \frac{R_{12p}(1 + sR_{ESR}C_o)}{s^2 R_{12p} R_{ESR} C_o C_b + s[(R_{12p} + R_{ESR})C_o + R_{12p}C_b] + 1},$$

where $R_{12p} = R_{ds} \parallel (R_1 + R_2) \approx R_{ds}$. (2)

Typically, the output capacitor value C_o is considerably larger than the bypass capacitor C_b . Thus, the output

Figure 1. An ac model of a linear regulator



impedance Z_o approximates to

$$Z_o \approx \frac{R_{ds}(1 + sR_{ESR}C_o)}{[1 + s(R_{ds} + R_{ESR})C_o] \times [1 + s(R_{ds} \parallel R_{ESR})C_b]} \quad (3)$$

From Equation 3, a part of the overall open-loop transfer function for the regulator is obtained, and the zero and poles can be found. The first pole is

$$P_o; \quad s(R_{ds} + R_{ESR})C_o = -1 \quad (4)$$

$$\therefore f_{po} = \frac{-1}{2\pi(R_{ds} + R_{ESR})C_o} \approx \frac{-1}{2\pi R_{ds}C_o} \quad (\because R_{ds} \gg R_{ESR}). \quad (5)$$

The second pole is obtained from Equation 3 again:

$$P_b; \quad s(R_{ds} \parallel R_{ESR})C_b = -1 \quad (6)$$

$$\therefore f_{pb} = \frac{-1}{2\pi(R_{ds} \parallel R_{ESR})C_b} \approx \frac{-1}{2\pi R_{ESR}C_b} \quad (7)$$

The zero is

$$Z_{ESR}; \quad SR_{ESR}C_o = -1 \tag{8}$$

$$\therefore f_{Z(ESR)} = \frac{-1}{2\pi R_{ESR}C_o} \tag{9}$$

In addition, another pole exists from the input impedance of the pass element (i.e., the output impedance of the amplifier, R_{par} , C_{par}). The approximated poles and the zero of the LDO regulator are then given by

$$P_o \approx \frac{1}{2\pi R_{ds}C_o} \approx \frac{I_L}{2\pi V_A C_o} \tag{10}$$


$$P_b \approx \frac{1}{2\pi R_{ESR}C_b} \tag{11}$$

$$P_a \approx \frac{1}{2\pi R_{par}C_{par}}, \text{ and} \tag{12}$$

$$Z_{ESR} \approx \frac{1}{2\pi R_{ESR}C_o} \tag{13}$$

where $R_{ds} \approx V_A/I_L$, $V_A = 1/\lambda$ for MOS device, and λ is the channel-length modulation parameter. Pole P_a is the only one introduced at the input of the pass device, not at the output of the device. Based upon the derived poles and zero, the typical frequency response of the LDO regulator is obtained and is shown in Figure 2. Pole P_o depends on the load current. When load current is low, a pole response occurs at relatively low frequencies, thereby degrading phase margin. Worst-case of stability arises at the extreme values of the ESR and at low load currents.

Figure 2. Typical frequency response of the LDO voltage regulator



Range of stable ESR

An LDO regulator would require an output capacitor with an output equivalent series resistor (ESR) to stabilize the control loop. As shown in Figure 3, an LDO has two poles that cause instability if it is not compensated. It is obvious that the linear regulator is unstable because the phase shift at unity gain frequency (UGF) is -180° (i.e., phase margin = 0°) due to the effects of two poles (P_o , P_a) at low

Continued on next page

Figure 3. LDO frequency response without compensation





Figure 4. LDO frequency response with external compensation



Continued from previous page

frequencies. To make the regulator stable, a zero must be added, which will cancel out the phase effect of one of two poles.

The ESR of an output capacitor or a compensated series resistor (CSR) is used for the zero. Figure 4 shows how the ESR (or CSR) zero stabilizes the control loop. The zero produced by the ESR locates before UGF so that the phase margin at UGF₁ will be higher than 0°. Thus, the linear regulator becomes stable. The phase margin of the control loop at UGF always should be more than 0° for the system stability.

The ESR value should be maintained in the range that determines the loop stability. In most cases, LDO regulators have the minimum/maximum ESR values. Figures 5 and 6 show that the loop responses are unstable even though a zero is added. From Equations 11 and 13, the zero Z_{esr} and the pole P_b are determined by the ESR. When the ESR changes, Z_{esr} and P_b are shifted upward/downward and the loop stability is affected.

Figure 5 illustrates the unstable frequency response of LDO when the ESR is too high, and Figure 6 illustrates the LDO frequency response when the ESR is too low. For both cases, the phase margin at UGF is less than or equal to 0°, resulting in system instability. Figures 5 and 6 show the stable range of Z_{esr}.

Since ESR can cause instability, LDO manufacturers typically provide a graph showing the stable range of ESR values. Figure 7 shows a typical range of ESR values with respect to the output currents (TI TPS76933, 3.3-V LDO regulator). This curve is called the “Tunnel of Death.” The curve shows that ESR must be between 0.1 Ω and 8 Ω. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the ESR requirements.

Figure 6. Unstable frequency response of LDO with ESR too low





Figure 5. Unstable frequency response of LDO with ESR too high



References

1. Thomas Kugelstadt, “Fundamental Theory of PMOS Low-Dropout Linear Regulators,” Application Report, Texas Instruments Inc., literature number SLVA068.
2. Bang S. Lee, “Technical Review of Low Dropout Voltage Regulator Operation and Performance,” Application Report, Texas Instruments Inc., literature number SLVA072.
3. Abraham I. Pressman, *Switching and Linear Power Supply, Power Converter Design* (Rochelle Park, NJ: Hayden Book Company, Inc., 1977).
4. Gabriel Alfonso Rincon-Mora, “Current Efficient, Low Voltage, Low Drop-Out Regulators,” PhD Thesis, Georgia Institute of Technology, November 1996.

Figure 7. Range of stable ESR values

