## APPLICATION NOTE

## DESIGNING WITH THE L4963 MONOLITHIC DISCONTINUOUS MODE POWER SWITCHING REGULATOR

by M Roncoroni

The L4963 is a new switching regulator designed to operate in discontinuous mode, reducing the number of the external components, giving a very cost effective solution. This application note explains how the device operates and how it can be used. Typical application circuits are also described.

The L4963 is a new monolithic stepdown switching regulator IC operating in discontinuous mode. This device, able to deliver 1.5 A to the load at a voltage of 5.1 V and up to 36 V with derated current, is designed to satisfy very low cost applications due to the fact that the number of the external components are dramatically reduced.
Moreover the inductor value is reduced by a factor of three or four in comparison with a corresponding continuous mode solution. Also the plastic package (Powerdip $12+3+3$ ), that needs no heatsink, contributes to decreasing the cost of the overall application.
Although the L4963 is intended for very low cost applications, it integrates features like remote in-
hibit, reset and power-fail outputs for microprocessor.
In the following we will explain in detail its principle of operation and the criteria that regulate the choice of the external components.

## CIRCUIT OPERATION

The L4963 operates in discontinuous mode. In principle in this kind of operation the energy stored in the inductor is fully discharged to the load before to start a new cycle.
To operate in this way, the device contains, in its regulation loop, additional blocks compared to the usual Error/Amplifier, Oscillator and Pulse Width Modulator used in the continuous mode devices.

Figure 1: L4963 Block Diagram


## APPLICATION NOTE

Figure 2: Waveforms


The L 4963 control loop is shown in the block diagram of fig. 1 and the blocks that take part to the regulation loop, are determined by the system operating conditions.
For a given value of the inductor $L$ (that will be further calculated), if we examine the current across the inductor ( $L_{L}$ ), we can have two different situations that modify the device operation. This two different conditions depend on the load current value that device has to deliver: changing the load current ( 10 ), the current through the inductor can have one of the shapes shown in fig. 2.
In both the waveforms, the current in the coil goes to zero during the $\mathrm{T}_{\text {off }}$ period of the power stage, but in the case shown in fig. 2A there is a "Dead Time" during which, both the Power stage and the Free-Wheeling diode are not conducting. The dead-time period ("Toff") increases lowering the load current. The system will start with a new cycle at the next set pulse coming from the clock. In this way the system operates in fixed frequency mode, set by the External resistor RT connected between pin. 17 and ground.
In fixed frequency mode, the current in the inductor reaches the peak value, determined by the load current, following the law:

$$
\begin{equation*}
I_{++}=\frac{V_{\text {in }}-V_{\text {cesat }}-V_{\text {out }}}{L} \cdot t_{\text {on }} \tag{1}
\end{equation*}
$$

When the output voltage reaches its nominal value, the E/A output resets the power stage and the discharge period starts.
When the power transistor turns off, the inductor will try to mantain the forward current constant, and the voltage at pin. 2 will fly negative until the diode $D$ is brought into conduction. The current in the inductor L will now continue to circulate in the same direction as before, decreasing linearly from the peak value to zero following the law:

$$
I_{L-}=I_{\text {peak }}-\frac{V_{\text {out }}+V_{F}}{L} \cdot t_{\text {off }} \text { (2) }
$$

It follows, then, a third period toff" (dead time) during which there is no current neither across the power transistor, nor in the diode $D$, nor in the inductor $L$ (the inductor runs 'DRY'). This period ceases when the next set pulse from the clock circuit enables again the power stage repeating the cycle.
The operation frequency is equal to the clock frequency, that is determined by the resistor $\mathrm{R}_{\mathrm{t}}$, connected between pin. 17 and ground:

$$
\mathrm{f}_{\text {osc }}(\mathrm{KHz})=\frac{0.033}{\mathrm{R}_{\mathrm{t}}(\mathrm{~K} \Omega)}
$$

In fig. 3 are shown the voltage and current waveforms associated to this mode of operation.

Figure 3: Fixed Frequency Operation


## APPLICATION NOTE

Referring again to the block diagram in fig. 1, and with a given inductor $L$, we suppose to have a load current that reduces the Dead Time toff" to zero. At this point we suppose that the clock send a set pulse to the latch and the power stage turns on. The current in the inductor grows from zero up to its peak value (l ${ }_{\text {peak }}=2 l_{\text {out }}$ ) following the law stated in Eq. 1.
If the peak current is below the Current Limitation threshold, it is again the Error Amplifier that turns off the power stage and the inductor will discharge following the eq- 2 .
If the system is not able to discharge completely the inductor during the maximum toff time allowed by the fixed frequency operating mode an internal comparator, (which compares the voltage on the free-wheeling diode cathode with a precise internal reference $\mathrm{Vr}=-100 \mathrm{mV}$ ) will mantain the power stage off until the inductor will be completely discharged.
This comparator prevents the discharge of the internal timing capacitor $\mathrm{C}_{\mathrm{t}}$, until the Energy in the
inductor is completely discharged and the diode D ceases to conduct (see fig.4).
The system is working in a variable frequency mode, with a switching frequency that is depending on the current delivered to the load.
Bigger is the load current higher is the stored energy and longer is the time during which the comparator will block the discharge of the timing capacitor $\mathrm{C}_{\mathrm{t}}$, decreasing the system operating frequency. In fig. 4 are shown the waveforms associated with this mode of operation.

## CALCULATION OF THE INDUCTANCE VALUE, L

To calculate the inductance, that is a critical element in the circuit, we have to consider that:

- The switching frequency increases reducing the load current lout and increasing $\mathrm{V}_{\text {in }}$.
- The switching frequency decreases increasing the load Current lout and decreasing Vin.
So to calculate the inductor value we have to

Figure 4: Self-oscillating Operation


## APPLICATION NOTE

specify the minimum operation frequency (higher than 20 KHz to avoid audible noise), for the minimum input voltage $\mathrm{V}_{\text {in }}$ at full load.
The equation to calculate the maximum inductor value is:

$$
\begin{aligned}
& L \leq \frac{\left.\left(V_{\text {in }(\min )}\right)-V_{\text {cesat }}-V_{0}\right) \cdot D}{2 \cdot I_{\text {out(max })} \cdot f_{\text {min }}} \\
& \text { where: } D=\frac{V_{0}+V_{F}}{V_{\text {in(min })}-V_{\text {cesat }}+V_{F}}
\end{aligned}
$$

In overload or in short circuit conditions, the switching frequency decreases below the minimum limit fixed in standard operative conditions $\left(f_{\text {min }}\right)$. For this reason is important to select a $f_{\text {min }}$ with margin to avoid values inside the audible range in worst case.
Too low inductance values are not suitable because the increased ripple current in the core may generate too high ripple voltage in the output.

## Example:

We want to use the L4963 in an application in the following conditions:
$V_{i}=15 \mathrm{~V}$ to 35 V
$V_{0}=5 \mathrm{~V}$
$\mathrm{l}_{0}=1.5 \mathrm{~A}(\max )$
$f_{\text {min }}>25 \mathrm{KHz}$
$V_{\text {cesat }}=1.5 \mathrm{~V}$
$V_{F}=1 \mathrm{~V}$
The right inductance for this application is calculated as follows:

$$
\begin{gathered}
D_{\max }=\frac{5+1}{15-1.5+1}=0.41 \\
L \leq \frac{(15-1.5-5) \cdot(0.41)}{2 \cdot 1.5 \cdot 25 \cdot 10^{3}}=46 \mu \mathrm{H}
\end{gathered}
$$

Suggested value for L is in this case $40 \mu \mathrm{H}$ that corresponds to about a $15 \%$ less the max. allowed inductance.

## OUTPUT CAPACITOR SELECTION

All the considerations for the choice of the filter capacitor in a system working in continuous mode are still valid in a discontinuous mode operation (Ref. L296 Appl.note). Let summarize the results with some useful suggestion for this specific system.
The Ripple Voltage imposed on the D.C. output voltage is given by the sum of two terms. The first term ( $\mathrm{V}_{\mathrm{C}}$ ), depends from ILpeak, Switch. Frequency and Cout values and the second (VESR) is due to Equivalent Series Resistance (ESR) of the capacitor multiplied by the ILpeak current.

$$
\begin{equation*}
V_{0}=V_{c}+V_{E S R} \tag{6}
\end{equation*}
$$

Where:
$V_{C}=\frac{l_{\text {Lpeak }}}{8 \cdot C_{\text {out }} \cdot f}=\frac{2 l_{\text {out }}}{8 \cdot C_{\text {out }} \cdot f}=\frac{l_{\text {out }}}{4 \cdot C_{\text {out }} \cdot f}$ (7)

$$
V_{E S R}=I_{\text {Lpeak }} \cdot E S R=2 \cdot I_{\text {out }} \cdot E S R(8)
$$

Once fixed the amount of ripple voltage desired for the application, with the first term we determine the minimum suitable capacitor value and with the second one we determine the maximum ESR acceptable.
Normally, for frequencies above 20 KHz , the maximum ESR defines the choice of the filter capacitor value. In general, lower capacitor values have higher ESR ratings, so higher output capacitors than is calculated in eq. (7) should be used.
To guarantee a proper operation of the internal Error Amplifier, the minimum ripple voltage in the output must exceeds 15 mV , to ensure a minimum voltage difference across its input terminals.

## POWER DISSIPATION

It can be considered as the addition of three values:
Ptot $=$ Psat + Pq + Psw $\quad$ where:
Psat: Saturation losses of the power transistor
plus the sensing resistor power dissipation.

$$
\text { Psat }=V_{32} \cdot I_{0} \cdot \frac{\text { ton }}{T}=V_{32} \cdot I_{0} \cdot \frac{V_{0}}{V_{i}}
$$

V32 $=$ dropout voltage between input (pin 3) and output (pin 2).
For worst case (for $12=3$ A switch current) the V32 $=$ 2 V
Pq: Losses due to the stand-by current and to the power driving current.
$\mathrm{Pq}=\mathrm{Vi} \cdot \mathrm{l}^{\prime} 3 \mathrm{q}+\mathrm{Vi} \cdot \mathrm{l}^{\prime \prime} 3 \mathrm{q}=\frac{\mathrm{t}_{\mathrm{on}}}{\mathrm{T}}=\mathrm{Vi} \cdot \mathrm{l}^{\prime} 3 \mathrm{q}+\mathrm{Vo} \cdot \mathrm{I}^{\prime \prime} 3 \mathrm{q}$
In fig. 6 and fig. 7 are showed these two typical values of quiescent current.
For the we worst case we can considered:

$$
\begin{gathered}
\mathrm{I}^{\prime} 3 \mathrm{q}(0 \% \text { d.c. })=13 \mathrm{~mA} \\
\mathrm{I} 3 \mathrm{q}(100 \% \text { d.c. })=17 \mathrm{~mA}
\end{gathered}
$$

Psw: Power transistor switching losses:

$$
P s w=V_{i} \cdot 10 \cdot \frac{t r+t t}{2 T}
$$

Figure 5: V32 Voltage vs. Output Current


Figure 6: Quiescent Drain Current vs. Supply Voltage (0\% Duty Cycle)


Figure 7: Quiescent Drain Current vs. Supply Voltage (100\% Duty Cycle)


The fig. 8 shows the total power dissipation of the device.
For $V_{\text {out }}>5 \mathrm{~V}$ the output current can be less then 1.5A. In fact we have to consider that the maximum power dissipation for this device is 2 W at Tamb of $70^{\circ}$ and is this value that limits the output current value.
Figure 8: Power Dissipation vs. Input Voltage.


## EFFICIENCY

The system efficiency is expressed by the following formula.

$$
\eta \%=\frac{P_{\mathrm{O}}}{\mathrm{P}_{\mathrm{i}}} 100
$$

where $\mathrm{PO}=\mathrm{V}_{\mathrm{O}} \mathrm{l}_{0}$ (with $\mathrm{l}_{\mathrm{O}}=I_{\mathrm{l}}^{\mathrm{oad}}$ )
is the output power to the load and $P_{i}$ is the input power absorbed by the system. $\mathrm{P}_{\mathrm{i}}$ is given by Po plus all the other system losses. The expression of the efficiency becomes threfore the following.

$$
\eta=\frac{P_{o}}{P_{o}+P_{s a t}+P_{q}+P_{s w}+P_{D}+P_{L}}
$$

The three terms concerning the device power losses have already been discussed in the previous paragraph.
We examine now the last two terms concerning the external components losses.

PD - Losses due to the recirculation diode
These losses increase as $V_{i}$ increase, as in this case the ON time of the diode is greater.

$$
P D=V F \cdot l_{0} \cdot \frac{V_{i}-V_{O}}{V_{i}}=V F \cdot l_{0} \cdot\left(1-\frac{V_{0}}{V_{i}}\right)
$$

where VF is the forward voltage of the recirculation diode at current lo.

Figure 9: Efficiency vs. Output Voltage


Figure 10: Efficiency vs. Output Current


PL - Losses due to the coil
Wecan divide these losses in two parts: core losses and copper losses.
The core losses for molypermalloy powder cores are given by the following formula.

$$
W=0.568 \cdot f^{1.23} \cdot B^{2.56}
$$

where $\mathrm{W}=$ watt $/ \mathrm{lb}$
$\mathfrak{f}=\mathrm{KHz}$

$$
B=\text { KGauss }=\frac{\left(V_{i}-V_{0}\right) \cdot V_{0} \cdot 10^{8}}{N \cdot A e \cdot f \cdot V_{i}}
$$

$\mathrm{N}=$ number of turns
$\mathrm{Ae}=$ core cross section $\left(\mathrm{cm}^{2}\right)$
copper losses:

$$
P-\rho l^{2} \circ M L T . N
$$

$\mathrm{N}=$ number of turns
MLT = lenght/turn for $20 \%$ of winding factor $\rho=$ copper resistivity ( $1.7210 \mathrm{E}-6 \mathrm{Wcm}$ )
Refer to table 1 for some $\rho /$ Aw suggest values.
Table 1

| AWG | Diameter <br> Copper <br> (cm) | OHMS/CM <br> $\mathbf{2 0 C}$ | OHMS/CM <br> $\mathbf{1 0 0 C}$ |
| :---: | :---: | :---: | :---: |
| 18 | .102 | .000209 | .000280 |
| 19 | .091 | .000264 | .000353 |
| 20 | .081 | .000333 | .000445 |
| 21 | .072 | .000420 | .000561 |
| 22 | .064 | .000530 | .000708 |

Typical efficiencies obtained with the test and application circuit of fig. 20 are shown below.

## DEVICE DESCRIPTION

Fig. 11 shows the pin connection of the Powerdip $12+3+3$ plastic package. The internal block diagram of the device is shown in fig.1. Each block will now be examined in detail.

Figure 11: Powerdip 12+3+3 Pin Connection

|  |
| :---: |

## POWER SUPPLY

The device has two separate pins dedicated for the supply source. Pin. 1 is for the Signal (Vcc) and Pin. 3 for the Power (Vss) source; normally these two pins are connected together (see the typical application circuit Fig. 18). The L4963 is provided with an internal stabilized power supply that feeds the precise internal voltage reference $5.1 \mathrm{~V}( \pm 2 \%)$ and the internal analog blocks.

## UNDER VOLTAGE LOCK OUT (UVLO)

The UVLO circuit ensures that Vcc is adequate to make the L4963 fully operational before enabling the output power stage. The UVLO turn-on and turn-off thresholds are internally fixed at 8.4 V and 7.9 V respectively.

This function acts also on the Power Fail and Reset Circuits; their output voltages pin. 8 and pin. 10 respectively, remain low state until the turn-on threshold is reached.

## OSCILLATOR

The oscillator circuit behaves in a completely different way compared to the usual Step-Down regulator operating at fixed frequency and variable duty cycle. In fact, usually, the oscillator generates a fixed frequency sawtooth waveform that is compared with the Error Amplifier output voltage; generating the PWM signal to be sent to the power output stage.
In the L4963, the oscillator function is quite differ-
ent. In the following we will describe briefly its operation referrintg to the simplified internal schematic shown in fig. 12.
It is composed of a comparator (with inputs compatible to ground) with an hysteresis whose thresholds are 1 V and 4.1 V respectively.
The oscillator uses an external resistor RT on pin. 18 to establish the charging and discharging current of the internal timing capacitor $\mathrm{CT}=50 \mathrm{pF}$, fixing in this way the maximum switching frequency:

$$
\mathrm{fosc}(\mathrm{KHz})=\frac{0.033}{\operatorname{Rt}(\mathrm{~K} \Omega)}
$$

It is also possible to increase the internal timing capacitor value, connecting an external capacitor between pin. 17 and ground. The oscillator circuit, as we have seen in the "CIRCUIT OPERATION" paragraph, sends a set pulse to the latch that enables the power stage.
This set pulses train is at fixed frequency imposed by the external resistor when the device operates for low output currents (Dead time present in the inductor current IL ).
When we are operating in self-oscillating mode, the comparator that senses the free-wheeling status disables the oscillator pulses output until the inductor is fully discharged, varying in this way the switching frequency. It is also possible to disable the oscillator forcing the system to operate always in self-oscillating mode, connectingtogether the internal oscillator capacitor (pin.17) with the voltage reference pin. 11 .

Figure 12: Oscillator Circuit


## CURRENT LIMITATION

Output overload protection is provided by a current limiter circuit. The load current is sensed by an internal metal resistor (Rs) in series to the power transistor. When the voltage drop on the sense resistor, reaches the current comparator offset voltage, the current comparator generates a reset pulse for the latch, disabling the power stage.
Typical current limiting threshold is around 4.5A.
The power stage will be enabled again only when the energy stored in the inductor will be completely discharged, this due to the free-wheeling sense comparator (see Circuit operation paragraph for details).
The current limiting circuit operates also as softstart during the device turn-on preventing overcurrents on the load.
In fig. 13 is shown the simplified internal schematic circuit of the current limiter.

Figure 13: Current Limiter


## RESET

The reset circuit accomplishes a very important function when the L4963 is used in applications where it feeds microprocessors and logic devices. The function block diagram is shown in Fig. 14. The Reset circuit monitors the output voltage and generates a logic signal when the output voltage is within the limits required to supply correctly the microprocessor.
This function is realized through three pins:

- Feedback input (pin.12)
- Reset delay (pin.9)
- Reset output (pin.10)

When the monitored voltage on pin. 12 is lower than 5 V , the comparator ( A ) output is high and the reset delay capacitor is not charged because the transistor Q1 is saturated, also the transistor Q2 is saturated, mantaining the voltage on pin. 10 at low level.
When the voltage on pin 12 exceeds 5 V , the transistor Q1 switches off and the delay capacitor (Cd) starts to charge through an internal current generator of about $110 \mu \mathrm{~A}$. When the voltage on pin 9 reaches 4.5 V , the output of the comparator (B) switches low and pin 10 goes high.

As the output is an open collector transistor (Q2), a pull-up external resistor is required.
On the contrary, when the Reset input voltage goes below 5 V , with an hysteresis of 100 mV , the comparator (A) triggers again and sets istantaneously the voltage on pin 10 low, therefore forcing to saturation the Q1 transistor, that starts the fast discharge of the delay capacitor.
As shown in the block diagram, the Reset output is low when the UVLO or The INHIBIT signals are present.
Inside the chip there is a digital filter that prevents the Reset circuit activation if $V_{\text {out }}$ drops below the reset threshold for less than 2 s .
In this way the Reset circuit neglects very fast drops in the output voltage.
In fig. 15 and Fig. 16 are shown respectively the Reset circuit Waveforms and a typical application.

Figure 14


H92AN458-89A

Figure 15


Figure 16


## POWER FAIL

The Power-Fail circuit monitors the supply voltage ( $V$ ss) via an internal voltage divider ( $\mathrm{R} 1=115 \mathrm{~K} \Omega$, $\mathrm{R} 2=35 \mathrm{~K} \Omega$ ) as shown in Fig.17. When the supply voltage reaches the typical rising threshold voltage of 22 V , set by the internal voltage divider, the Power Fail comparator output voltage goes low, turning off the output transistor Q1. This gives an high level on pin.8. As the power Fail output is an open collector transistor (Q1), an external pull-up resistor is required.
The Power Fail output goes low, giving an alarm signal, when the input voltage decreases reaching the internal typical Falling threshold voltage level of 18 V . It is possible to change the rising and the falling threshold voltages, connecting a proper external voltage divider on pin.7. In fig. 15 are shown the power fail waveforms.

## INHIBIT

The INHIBIT function, available on pin.16, disables the regulator with a TTL logic signal. An high level at this pin (above 2.2V) switches off the power stage and forces low the output reset.
This useful feature, is normally used for supply sequencing and remote control ON-OFF.

## THERMAL PROTECTION

The thermal protection function, operates when the junction temperature reaches $150^{\circ} \mathrm{C}$; it acts directly on the power stage, turning it immediately off.
The thermal protection is provided with hysteresis and therefore, after an intervention has occurred, it is necessary to wait for the junction temperature to decrease of about $30^{\circ} \mathrm{C}$ below the intervention threshold.

## APPLICATIONS

The L4963, thanks to the reduced external component count represents a very low cost effective solution in many applications.
In Fig. 18 the complete typical application circuit is shown, where all the functions available on the device are being used.
In fig. 19 is shown the same application circuit for reduced filter capacitor count and its PCB. As evident the PCB dimensions are reduced.
Below we will describe the design procedure to follow and some suggestion regarding the external components to use.

Figure 17


M92AN458-18

## APPLICATION NOTE

Figure 18: Test and Application Circuit


## PART LIST

| CAPACITOR |  |
| :---: | :--- |
| C1 | $1000 \mu \mathrm{~F} 50 \mathrm{~V}$ EKR (*) |
| C 2 | $2.2 \mu \mathrm{~F} 16 \mathrm{~V}$ |
| $\mathrm{C} 3, \mathrm{C} 4, \mathrm{C} 5$ | $4700 \mu \mathrm{~F} 40 \mathrm{~V}$ EKR |
| C 4 | $1 \mu \mathrm{~F} \mathrm{50V}$ film |
| RESISTOR |  |
| R1 | $1 \mathrm{KK} \Omega$ |
| R2 | $51 \mathrm{~K} \Omega$ |
| R3 | $1 \mathrm{KK} \Omega$ |
| R4 | $1 \mathrm{~K} \Omega$ |
| R5, R6 | see table |


| Resistor Values for Standard Output Voltages |  |  |
| :---: | :---: | :---: |
| $V_{0}$ | R6 | R5 |
| 12 | $4.7 \mathrm{~K} \Omega$ | $6.2 \mathrm{~K} \Omega$ |
| 15 | $4.7 \mathrm{~K} \Omega$ | 9.1 KW |
| 18 | $4.7 \mathrm{~K} \Omega$ | 12 KW |
| 24 | $4.7 \mathrm{~K} \Omega$ | 18 KW |

Diode: BYW98
Core: $\mathrm{L}=40 \mu \mathrm{H}$ Magnetics 58121-A2MPP 34 Turns 0.9 mm (20AWG)
(") Minimum $100 \mu \mathrm{~F}$ if $\mathrm{V}_{\mathrm{i}}$ is a preregulated offline SMPS output or $1000 \mu \mathrm{~F}$ if a 50 Hz transformer plus rectifiers is used.

Figure 29: Typical Application Circuit


PART LIST

| CAPACITOR |  |
| :---: | :---: |
| C1 | $1000 \mu \mathrm{~F} 50 \mathrm{~V}$ EKR (*) |
| C2 | $2.2 \mu \mathrm{~F} 16 \mathrm{~V}$ |
| C3 | $4700 \mu \mathrm{~F} 40 \mathrm{~V}$ EKR |
| C4 | $1 \mu \mathrm{~F} 50 \mathrm{~V}$ film |
|  | RESISTOR |
| R1 | $1 \mathrm{~K} \Omega$ |
| R2 | $51 \mathrm{~K} \Omega$ |
| R3 | $1 \mathrm{~K} \Omega$ |
| R4 | $1 \mathrm{~K} \Omega$ |
| R5, R6 | see table |


| Resistor Values for Standard Output Voltages |  |  |
| :---: | :---: | :---: |
| $V_{0}$ | R6 | R5 |
| 12 | $4.7 \mathrm{~K} \Omega$ | $6.2 \mathrm{~K} \Omega$ |
| 15 | $4.7 \mathrm{~K} \Omega$ | 9.1 KW |
| 18 | $4.7 \mathrm{~K} \Omega$ | 12 KW |
| 24 | $4.7 \mathrm{~K} \Omega$ | 18 KW |

Diode: BYW98
Core: $\mathrm{L}=40 \mu \mathrm{H}$ Magnetics 58121-A2MPP 34 Turns 0.9 mm (20AWG)

[^0]
## APPLICATION NOTE

Figure 20: P.C. Board and Component Layout of the Circuit of fig. 21 (1:1 scale).


## L4963 Step-Down Regulator Design Example

Referring to the complete typical application circuit shown in fig.19, and defined the following conditions:

- $V_{\text {out }}=$ Regulated output voltage
- $V_{\text {in }(\text { min })}=$ Minimum input voltage
- $V_{\text {in(max }}=$ Maximum input voltage
- $I_{\text {out(max) }}=$ Maximum load current
- $f_{\text {min }}=$ Minimum switch freq. in self-oscillating mode.
We calculate the value of the external components.


## 1. OUTPUT VOLTAGE SETTING:

The output voltage is established by the voltage divider constituted by R5 and R6. To select the right R5 value use the following formula:

$$
\begin{equation*}
R 5=\frac{\left(V_{\text {out }}-V_{\text {rei }}\right)}{V_{\text {ref }}} . \tag{R6}
\end{equation*}
$$

where: $V_{\text {ref }}=5.1 \mathrm{~V}$
R6 $=$ Is normally set at $4 K 7 \Omega$
For a Quick calculation of some standard output voltages, the following table is useful:

| Resistor Values for Standard Output Voltages |  |  |
| :---: | :---: | :---: |
| Vo $_{0}$ | R6 | R5 |
| 12 | $4.7 \mathrm{~K} \Omega$ | 6.2 KW |
| 15 | $4.7 \mathrm{~K} \Omega$ | $9.1 \mathrm{~K} \Omega$ |
| 18 | $4.7 \mathrm{~K} \Omega$ | $12 \mathrm{~K} \Omega$ |
| 24 | $4.7 \mathrm{~K} \Omega$ | $18 \mathrm{~K} \Omega$ |

To obtain $V_{\text {out }}=V_{\text {ret, }}$, the pin. 12 is directly connected to the output, therefore eliminating both R5 and R6.

## 2. INDUCTOR SELECTION:

The max. duty cycle is determined by the following formula:

$$
D_{\text {max }}=\frac{V_{\text {out }}+V_{F}}{V_{\text {in (min) }}-V_{\text {ce(sat }}+V_{F}}
$$

Where: $V_{\text {ce(sat) }}=1.5 \mathrm{~V}$.
$V_{F}=$ Catch diode forward drop
The maximum inductor value is then calculated:

$$
L \text { max }=\frac{\left(V_{\text {in(min) }}-V_{\text {ce(sat) }}-V_{\text {out }}\right)}{2 \cdot I_{\text {out (max })} \cdot f(\text { min })} \cdot D \max
$$

where:
$\mathrm{f}(\mathrm{min}) 20 \mathrm{KHz}$ to be out of the audible range.
In discontinuous mode operation, the inductor current may reach very high peaks ( $\mathrm{I}_{\text {Peak }}=2 \mathrm{l}_{\text {out }}$ ), so it is important to verify that the coil will not saturate in overload or short circuit conditions damaging the output power stage due to the high d//dt ratio.
Therefore, a correct dimensioning requires a saturation current above the maximum current limit threshold (l2max - peak $=6 \mathrm{~A}$ ).

## APPLICATION NOTE

## 3. Output Capacitor Selection:

The output voltage ripple depends on the current ripple in the inductor and on the performance of the output capacitor at the switching frequency .The minimum value of the output filter capacitor is obtained from:

$$
C_{\text {out(min) }}=\frac{l_{\text {out(max })}}{4 \cdot V_{\text {ripple }(p-p)} \cdot f \text { fmin }}
$$

where $V_{\text {ripple(p-p) }}$ is the amount of ripple voltage desired.
Clearly this formula doesn't take care of the capacitor Equivalent Series Resistance (ESR) value, that is the dominant factor to define the output ripple voltage at switching frequencies greater than 20 KHz .
So we suggest to use also the following formula:

$$
\operatorname{ESR}(\max )=\frac{V_{\text {ripple(p-p })}}{2 \cdot I_{\text {out }(\text { max })}}
$$

Where the ESR(max) requirement is not satisfied by the capacitor value given by the first formula, use an higher value or, better, put in parallel several capacitors in order to reduce the total ESR.
The capacitors' voltage rating should be at least 1.25 times greater than the given output voltage.

The big advantage of this system is to greatly re-
duce number of external components compared to the continuous mode solution.
The only drawback is a higher ripple voltage on the output that can be up three times larger than in continuous mode.
A proper choice of low ESR filtering capacitors
can solve this problem greatly reducing the output ripple.

## 4. CATCH DIODE SELECTION:

The catch diode must comply with several requirements and its choice requires special care.
The current rating must be at least 1.2 times greater respect the maximum load current, but this is not enough because in short circuit conditions, the maximum current limiter threshold is 6A to which correspond an average output current of $l_{\text {out }}=\mid$ peak $/ 2=3 A$. This is the current requirement to useto choose the right diode.
The reverse voltage rating of the diode should be at least 1.25 times the maximum input voltage.
The diode recovery speed is not so important because the power stage is turned-on only when the inductor is fully discharged and the diode is definitely off. So there is not simultaneous conduction between them.
This allows a reduction of the disturbances with respect to the continuous mode, because they are mainly radiated during the transistor switch on, for the steep slopes during the simultaneous conduction of transistor and reverse conductiondiode.

## LOW COST APPLICATION

If the remote inhibit, the reset and the power fail functions are not used we can reduce further the external component count.
It is possible in this case, to have a very efficientswitch mode power supply for very low cost applications.
Two examples of minimal component count regulators are shown in fig. 21 and fig. 22.

Figure 21: A Minimal 5.1 Fixed Regulator - Very Few Components are Required


## APPLICATION NOTE

Figure 22: A Minimal Components count for $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$


## DUAL OUTPUT POWER SUPPLY

The application shown in fig. 23 is interesting because it provides two output voltages. The main voltage, is directly controlled by the feedback loop, the second voltage is obtained through an auxiliary winding. As the auxiliary voltage is obtained through a completely separated winding, it is possible to obtain either a positive or a negative voltage. Where isolation is not required between
the two outputs, we can reduce the number of the auxiliary turns improving also the tolerance of the secondary output using the configuration illustrated in fig. 24.
For both this configurations, the discontinuous mode is ideal because we have a good energy transfer between primary and secondary windinngs, due to the high energy stored in the coil that is function of the ripple current in the inductor.

Figure 23: Multioutput isolated.


Figure 24: Multioutput not isolated.


## L4963 IN OFF-LINE POWER SUPPLY

The L4963 can be useful as post regulator in offline power supplies, where it can sobstitute the
usual linear post regulation increasing the efficiency and reducing the complexity of the transformer, if the distributed power supply approach is used (see fig.25).

Figure 25: Typical off-line solution using L4963 as post regulator.



[^0]:    (*) Minimum $100 \mu \mathrm{~F}$ if $\mathrm{V}_{\mathrm{i}}$ is a preregulated offline SMPS output or $1000 \mu \mathrm{~F}$ if a 50 Hz transformer plus rectifiers is used.

